

CW25-TIM







Bulletin	NS18-DS
Revision	08
Date	13 April 2010

TABLE OF CONTENTS

1	INTI	RODUCTION	5
2	SPE	CIFICATION	6-7
	2.1	Performance	6
	2.2	Recommended Ratings	
	2.3	Absolute Maximum Ratings	
	2.4	Block Diagram	7
3	PHY	SICAL CHARACTERISTICS	
	3.1	Physical Interface Details	
	3.2	CW25-TIM Dimensions	
	3.3	Solder Pad Size and Placement	9
4	SIG	NAL DESCRIPTION1	0-14
	4.1	Power Signals	
	4.2	RF Signals	
	4.3	Emulation/Test Signals	
	4.4	Control Signals	
	4.5	I/O Signals	13
5	SPE	CIAL FEATURES	
	5.1	User Commands	
	5.2	Self-Survey	
	5.3	CW25-TIM Embedded Identification	15
6	TAP	E AND REEL SPECIFICATIONS	16
7	SOL	DER PROFILE	16
8	DEN	NO KIT INFORMATION	16
9	APF	PLICATION HINTS	17
	9.1	Power Supply	17
	9.2	RF Connection	17
	9.3	Grounding	18
	9.4	Battery Backup	
	9.5	Over Voltage & Reverse Polarity Protection	
	9.6	LEDs	
	9.7	Reset Generation	
	9.8	Boot Options	19



Figure and Table Contents

List of Figures

Figure 1	CW25-TIM Block Diagram	7
Figure 2	CW25-TIM Form and Size	8
Figure 3	CW25-TIM Dimensions	9
Figure 4	Solder Pad Size and Placement1	0
Figure 5	RF Tracking Example1	7
Figure 6	Grounding the CW25-TIM with a ground plane1	8
Figure 7	Typical VBATT Supplies1	9
List	of Tables	
Table 1	Revision History	2
Table 2	Additional Documentation List	3
Table 3 (CW25-TIM Specification	6
Table 4	Absolute Maximum Ratings	7
Table 5	Absolute Maximum Ratings	7
	CW25-TIM Signal List	

Table 7 RF Track & Gap Widths ------17

Revision History of Version 1.0

Revision	Date	Released By	Note
01	08/08/05	Rob Rae	New version reflecting interfaces performance
02	07/03/07	Katie Foote	
03	8/20/07	Katie Foote	Testing & Evaluating update
04	04/23/08	Katie Foote	Pin Revisions & miscellaneous revisions
05	9/24/08	Katie Foote	Temp & dBW to dBm
06	01/22/09	Dave Jahr	Remove Max Velocity & Altitude Spec
07	03/26/09	Donal Geoghegan	Demo Board Kit Information
08	04/13/10	Dave Jahr	Update to 1PPS (timing) Accuracy Specification

Table 1 Revision History

Other Documentation

The following additional documentation may be of use in understanding this document.

<u> Document</u>	By	Note
CW25 User Manual	NavSync	
CW25 Dev Kit User Manual	NavSync	

Table 2 Additional Documentation List



1 INTRODUCTION

The CW25-TIM is a small size GPS OEM module that has been optimized for precision timing applications. The CW25-TIM leverages 12,288 correlators in the BB25IC baseband processor for low signal acquisition and tracking, eliminating the need for an outdoor antenna in many applications. Aside from low signal tracking, the CW25-TIM's algorithms also support quick Time To First Fix (TTFF) in cold start conditions or when ephemeris and almanac data is available. To optimize timing performance, CW25-TIM fixes its position after initially acquiring satellites and performing a survey. When the position is fixed, even in severely degraded signal conditions the CW25-TIM can continue to provide a time solution with only one available satellite.

With a size of just over an inch square (25 x 27 mm) and provided as a tape and reel component, the CW25-TIM is specifically designed to be integrated with Communications devices such as GSM, CDMA, UMTS modems or any other communications medium. The CW25-TIM is optimized for the output of time/ frequency information. Another aid to integration is the ability to store users' software code in the CW25-TIM, reducing the need for external memory and processors.

Key Features of the CW25-TIM include:

- 25 ns accuracy to UTC
- Enables indoor use
 - -155 dBm acquisition with network assist
 - -156 dBm tracking
 - -143 dBm acquisition stand alone
- Rapid Time To Fix
 - <2 second outdoors
 - <5 second indoors (-148dBm)
- Stand-alone CW25-TIM module
 - No GPS knowledge required for hardware integration
- 25 mm x 27 mm x 4.2 mm

This document, the CW25-TIM Data Sheet, provides information on the Hardware and Software Elements of the CW25-TIM.

Key information includes:

- System Block Diagram
- Maximum Ratings
- Physical Characteristics

CW25-TIM Dimensions, castellation information

Solder Pad and placement information

- Signal Descriptions
- Special Features
- Application Information

Power supply modes

RF connections

Grounding

Battery Back-up

Over Voltage and Reverse Polarity

LED's

The specifications in the following sections refer to the standard software builds of the CW25-TIM. The performance and specification of the CW25-TIM can be modified with the use of customized software builds.



2 SPECIFICATION ¹

2.1 Performance

Z.I Perio	IIIIaiice	
Physical	Module dimensions	25mm (D) x 27mm (W) x 4.2mm (H)
	Supply voltages	3V3 (Digital I/O), 3V3 (RF), 1V8 (Core option), 3V (Standby Battery)
	Operating Temp	-30°C to +80°C
	Storage Temp	-40°C to +85°C ²
	Humidity	5% to 95% non-condensing
	Max Acceleration / Jerk	4g / 1gs ⁻¹ (sustained for less than 5 seconds)
Sensitivity	Acquisition w/network assist	-155dBm
Constitution	Tracking	-156dBm
	Acquisition Stand Alone	-143dBm
Acquisition	Hot Start with network assist	Outdoor: <2s
Time	not start with notifier assist	Indoor (-148dBm): <5s
	Stand Alone (Outdoor)	Cold: <45s
	,	Warm: <38s
		Hot: <5s
		Reacquisition: <0.5s (90% confidence)
Accuracy	Position: Outdoor / Indoor	<5m rms / <50m rms
,	Velocity	<0.05ms ⁻¹
	Latency	<200ms
	Raw Measurement Accuracy	Pseudorange <0.3m rms, Carrier phase <5mm rms
	Tracking	Code and carrier coherent
Power	1 fix per second	0.6W typically
	Coma Mode Current	10mA
	(RF3V3+DIG 3V3)	
	Standby Current (VBATT)	1.5μΑ
Interfaces	Serial	3 UART ports, CMOS levels
	Multi-function I/O	1PPS and Frequency Output available on GPIO [0]
		Event Counter/Timer Input
		Up to 4 x GPIO (multi-function)
		2 x LED Status Drive
		I ² C, External Clock (on special build)
	Protocols	Network Assist, NMEA 0183, Proprietary ASCII and
	binary message formats	
	1pps Timing Output	10nS rms accuracy, <5nS resolution
		User selectable pulse width
	Event Input	30nS rms accuracy, <10nS resolution
	Frequency Output (GPIO [0])	10 Hz to 30 MHz (CW25-TIM)
	Receiver Type	12 parallel channel x 32 taps up to 32 point FFT.
		Channels, taps and FFT can be switched off to
		minimize power or simulate simpler designs.
General	Processor	ARM 966E-S on a 0.18µ process at up to 120 MHz.

Note: 1. The features listed above may require specific software builds and may not all be available in the initial release.
2. Please contact factory for other temperature options.

Table 3 CW25-TIM Specification

2 SPECIFICATION continued

2.2 Recommended Ratings

Symbol	Parameter	Min	Max	Units
RF_3V3	RF Supply Voltage	+3.0	+3.6	Volts
DIG_3V3	Digital Supply Voltage	+3.0	+3.6	Volts
DIG_1V8	Digital Supply Voltage	+1.65	+1.95	Volts
VBATT	Battery Backup Voltage	+2.7	+3.5	Volts
ANT_SUPPLY	Antenna Supply Voltage	+3.0	+12	Volts

Table 4 Recommended Maximum Ratings

2.3 Absolute Maximum Ratings

Symbol	Parameter	Min	Max	Units	
RF_3V3	RF Supply Voltage	-0.3	+6.5	Volts	
DIG_1V8	Digital Supply Voltage	-0.3	+2.0	Volts	
DIG_3V3	Digital Supply Voltage	-0.3	+3.7	Volts	
VBATT	Battery Backup Voltage	-0.5	+7.0	Volts	
ANT_SUPPLY	Antenna Supply Voltage	-15	+15	Volts	
DIG_SIG_IN	Any Digital Input Signal	-0.3	+5.5	Volts	
RF_IN	RF Input	-15	+15	Volts	
TSTORE	Storage temperature	-40	+85	°C	
IOUT	Digital Signal Output Current	-6	+6	mA	

Table 5 Absolute Maximum Ratings

2.4 Block Diagram




Figure 1 CW25-TIM Block Diagram

3 PHYSICAL CHARACTERISTICS

The CW25-TIM is a multi-chip module (MCM) built on an FR4 fiberglass PCB. All digital and power connections to the CW25-TIM are via castellations on the 25 x 27 mm PCB. The RF connection is via castellations or an RF connector. The general arrangement of the CW25-TIM is shown in the diagram below. Dimensions are in mm (inches/1000).




Figure 2 CW25-TIM Form and Size

3.1 Physical Interface Details

The interface to the CW25-TIM is via 1mm castellations on a 2mm pitch. There are 42 connections in all. There is also an RF connector for connecting to the GPS antenna. The details of the interface connections are given below.

Pin	Function	Pin	Function	Pin	Function
1	TX[0]	15	NTRST	29	N2WDA
2	RX[0]	16	NPOR	30	USBP
3	TX[2]	17	RFV_OUT	31	USBN
4	RX[2]/EV2_IN	18	RF_GND	32	FREQ_OUT
5	TX[1]	19	RF_3V3	33	+1V8_OUT
6	RX[1]	20	TCK	34	DIG_1V8
7	EXT_CLK	21	JTAGSEL/RTCK	35	DIG_GND
8	LED_RED	22	TMS	36	DIG_3V3
9	LED_GRN	23	RF_GND	37	EVENT_IN
10	NRESET	24	RF_IN	38	1PPS
11	BOOTSEL	25	RF_GND	39	GPIO[0]/PWM_OUT ³
12	TRIM	26	ANT_SUPPLY	40	GPIO[1]/TIME_SYNC
13	TDO	27	VBATT	41	GPIO[2]/NEXT_INT
14	TDI	28	N2WCK	42	GPIO[3]/FREQ_IN

Note: 3. Frequency Output is available on pin 32 (FREQ_OUT) with custom software only.

Table 6 CW25-TIM Signal List



3 PHYSICAL CHARACTERISTICS continued

3.2 CW25-TIM Dimensions

The figure below provides the dimensions of the positioning of the CW25-TIM castellations. Dimensions are in mm (inches/1000).




Figure 3 CW25-TIM Dimensions

3.3 Solder Pad Size and Placement

It is recommended that the footprint of the solder pad under each castellation be 2mm x 1mm, centered on the nominal centre point of the radius of the castellation. The castellations are gold plated and so are lead free. Note that if the RF_IN connector is being used, there should not be a pad or solder resist under the RF_IN castellation. If the RF_IN castellation is to be used, the pad should be shortened by 0.5mm underneath the CW25-TIM and standard RF design practices must be observed. The diagram below shows the placement of the pads under the castellations.



Figure 4 Solder Pad Size and Placement



4 SIGNAL DESCRIPTION

The signals on the CW25-TIM are described in the table below.

4.1 Power Signals

RF_3V3	Type: Power	Direction: Input	Pin: 19		
		-	ipplies the 2.9V LDO regulator in the		
	RF section of the CW25-TIM. It is important that this supply is well filtered wi				
more that 50mV peak to peak noise with respect to RF_GND.					
RF GND	Type: Power	Direction: Input/Outp	ut Pins: 18, 23, 25		
			r the RF_3V3 supply and the ground		
	for the antenna fe	ed. The RF_GND must be tied	d to the DIG_GND externally to the		
	CW25-TIM.				
DEV OUT	Type: Dower	Direction: Output	Din. 17		
RFV_OUT	Type: Power	Direction: Output	Pin: 17		
	·		ered by the RF_3V3 signal. This sup- /25-TIM. This may also be used to		
		-	be taken not to inject noise onto this		
	•	•	be taken from this signal by external		
	circuitry.				
ANT_SUPPLY	Type: Power	Direction: Input	Pin: 26		
ANI_SUPPLI		•	to supply power to the RF_IN signal		
			Itage should not exceed ±15V and		
	•	be limited to 50mA.	nago onedia net oxedea = rev ana		
DIG_3V3	Type: Power	Direction: Input	Pin: 36		
		•	t supplies the I/O ring of the BB25IC		
	•	-	n of the CW25-TIM. It is important		
	spect to DIG_GNE		t 50mV peak to peak noise with re-		
	<u>spect to Dia_aivi</u>	·.			
DIG_1V8	Type: Power	Direction: Input	Pin: 34		
	•		SIC. This is normally connected direct		
	•	•	rnal 1.8V ± 5% is available, a lower		
	overall system por	wer consumption may be ach	nieved by using an external supply.		
+1V8_OUT	Type: Power	Direction: Output	Pin: 33		
	ine i.8v outbut tr	om the LDO regulator that is	bowered by the DIG 3v3 signal.		
		om the LDO regulator that is onnected to the DIG_1V8 sign	nal. This may also be used to power		
	Normally, this is co	onnected to the DIG_1V8 sign			
	Normally, this is co	onnected to the DIG_1V8 sign	nal. This may also be used to power ect noise onto this signal. No more		
DIG GND	Normally, this is continuous external logic but than an additional	onnected to the DIG_1V8 sign care must be taken not to inju 50mA may be taken from thi	nal. This may also be used to power ect noise onto this signal. No more s signal by external logic.		
DIG_GND	Normally, this is continuous external logic but than an additional Type: Power	onnected to the DIG_1V8 signorer must be taken not to injusted to the bound of the	nal. This may also be used to power ect noise onto this signal. No more s signal by external logic. ut Pin: 35		
DIG_GND	Normally, this is contexternal logic but than an additional Type: Power The Digital Ground	care must be taken not to injusted to the DIG_1V8 signates are must be taken not to injusted to be supported to the Direction: Input/Output does not be supported to the DIG_1V8 signature of the DI	nal. This may also be used to power ect noise onto this signal. No more s signal by external logic.		

4.1 Power Signals cont'd

	Type: Power	Direction: Input/Output	Pin: 27
	This is powered from less than DIG_3V3 not required. The interest external charging of the statement of the	om the VBATT signal. A supply of should be applied to this signal input has a blocking diode and scircuit. Typically, a 1K resister in	on on board Real Time Clock (RTC). of typically 3v (greater than 2.5V and al. This signal can be left floating if so rechargeable batteries will need an series with this signal and the external the current consumption from VBATT
	during test.		
4.2 RF Signals			
RF_IN	Type: RF	Direction: Input	Pin: 24
	be used when trace ANT_SUPPLY sign CW25-TIM. Only co	cking to this signal. This signal hal. This is the same signal presone antenna connection should	renna. Standard RF design rules must has an RF blocked connection to the ented on the RF connector on the be made. If the RF connector is to be n unconnected pad, to this castella-
TRIM	Type: RF	Direction: Input	Pin: 12
	When floating, this jected into this sig	s signal is biased to the control v	CXO. This signal is normally left open. voltage of the VCTCXO. Any noise ine performance of the CW25-TIM. This ecific application notes.
EXT_CLK	Type: RF	Direction: Input	Pin: 7
	This input is the exthe CW25 that are ing the VCTCXO, or clipped sinewave inpath for this signal	kternal clock input. This signal is not fitted with an internal VCTC do not connect this input. The ex input with an amplitude between	Pin: 7 s to be used only in special builds of CXO. For the normal build, contain- xternal clock is a 9 MHz to 26 MHz n 1V and 3V peak to peak. The return
EXT_CLK 4.3 Emulation/Te	This input is the exthe CW25 that are ing the VCTCXO, or clipped sinewave inpath for this signal	kternal clock input. This signal is not fitted with an internal VCTC do not connect this input. The ex input with an amplitude between	s to be used only in special builds of CXO. For the normal build, contain- xternal clock is a 9 MHz to 26 MHz
	This input is the exthe CW25 that are ing the VCTCXO, or clipped sinewave inpath for this signal	kternal clock input. This signal is not fitted with an internal VCTC do not connect this input. The ex input with an amplitude between	s to be used only in special builds of CXO. For the normal build, contain- xternal clock is a 9 MHz to 26 MHz
4.3 Emulation/To	This input is the exthe CW25 that are ing the VCTCXO, or clipped sinewave in path for this signal fest Signals Type: Test	kternal clock input. This signal is not fitted with an internal VCTC do not connect this input. The exinput with an amplitude between I is RF_GND. Direction: Input	s to be used only in special builds of CXO. For the normal build, contain- xternal clock is a 9 MHz to 26 MHz n 1V and 3V peak to peak. The return
4.3 Emulation/To	This input is the exthe CW25 that are ing the VCTCXO, or clipped sinewave in path for this signal fest Signals Type: Test The Test Data In S	kternal clock input. This signal is not fitted with an internal VCTC do not connect this input. The exinput with an amplitude between I is RF_GND. Direction: Input	es to be used only in special builds of EXO. For the normal build, contain- external clock is a 9 MHz to 26 MHz in 1V and 3V peak to peak. The return
4.3 Emulation/To	This input is the exthe CW25 that are ing the VCTCXO, or clipped sinewave in path for this signal fest Signals Type: Test The Test Data In Sis DIG_GND. Type: Test	Atternal clock input. This signal is a not fitted with an internal VCTC do not connect this input. The eximput with an amplitude between I is RF_GND. Direction: Input Signal. This is the standard JTAG Direction: Output	es to be used only in special builds of EXO. For the normal build, contain-external clock is a 9 MHz to 26 MHz in 1V and 3V peak to peak. The return Pin: 14 It test data input. The signal return path



4.3 Power Signals cont'd

The Test Clock Signal. This is the standard JTAG test clock input. The signal return path is DIG_GND.

TMS Type: Test Direction: Input Pin: 22

> The Test Mode Select Signal. This is the standard JTAG test mode input. The signal return path is DIG_GND.

JTAGSEL/RTCK Type: Test **Direction: Input/Output** Pin: 21

> This is a Dual Function Signal. When the NPOR signal is asserted (low), this signal is an input and selects the function of the JTAG interface. When high, JTAG emulation into the embedded ARM9 processor is selected. When low, the BB25IC chip boundary scan mode is selected. The value on this signal is latched when NPOR de-asserts (goes high). When NPOR is de-asserted (high) and the JTAG emulation mode has been latched, this signal provides the return clock to the ARM Multi-ICE. Because the ARM9 functions off a single clock domain, the TCK has to be internally synchronized in the ARM9. This can cause a variable length delay in the validity of the TDO signal. The RTCK is a synchronized version of the TCK signal. The Multi-ICE uses the RTCK output signal to indicate when the TDO signal is valid. The signal return path is DIG GND.

NTRST Type: Test **Direction: Input**

> The Test Reset Signal. This is the active low JTAG test reset signal. The signal return path is DIG_GND.

4.4 Control Signals

NPOR Type: Control **Direction: Input/Output** Pin: 16

> The Power On Reset Signal. This active low, open collector signal is the master reset for the CW25-TIM. The CW25-TIM can be held in reset by asserting this signal. The signal can be used to reset external circuitry, but care must be taken to ensure no DC current is drawn from this signal as the internal pull-up resistor value is 100K.

NRESET Type: Control **Direction: Input/Output** Pin: 10

> The System Reset Signal. This active low, open collector signal is generated by the BB25IC chip in response to the assertion of the NPOR. It may also be driven to reset the ARM9 processor in the BB25IC without completely re-initializing the chip.

BOOTSEL Type: Control **Direction: Input** Pin: 11

> The Boot Select Signal. The BB25IC has four boot up modes, but only two are supported by the CW25-TIM. This signal is sampled when the NPOR is de-asserted. If the BOOTSEL signal is high or left floating, then the CW25-TIM boots from its on-chip FLASH memory. If the BOOTSEL signal is pulled low, the CW25-TIM boots from its onchip ROM.



4.5 I/O Signals

TX[0]	Type: I/O	Direction: Output	Pin: 1
	The Transmit Sign path is DIG_GND.		JART output signal. The signal return
TX[1]	Type: I/O	Direction: Output	Pin: 5
	The Transmit Sign path is DIG_GND.	al for UART 1. This is a standard U	JART output signal. The signal return
TX[2]	Type: I/O	Direction: Output	Pin: 3
	The Transmit Sign path is DIG_GND.		JART output signal. The signal return
RX[0]	Type: I/O	Direction: Input	Pin: 2
	The Receive Signate path is DIG_GND.		ART input signal. The signal return
RX[1]	Type: I/O	Direction: Input	Pin: 6
		al for UART 1. This is a standard U	ART input signal. The signal return
RX[2]/EV2_IN	Type: I/O	Direction: Input	Pin: 4
	UART receive sigr or to detect events	de Signal. Normally, this is the recental. Under software control, it can ass. It can be used to detect the timing data stream. The signal return pa	also be used as general purpose I/O ng of the leading edge of the start
FREQ_OUT	Type: I/O	Direction: Input/Output	Pin: 32
	turned off by defa either an NCO ger	ult. This is a complex signal which	came signal as pin 39. This signal is under software can provide any of signal, a GPS aligned EPOCH pulse is DIG_GND.
1PPS	Type: I/O	Direction: Input/Output	Pin: 38
	The 1 Pulse Per S can under softwar	econd Signal. This is normally a 1 re control also provide general purp f the 1PPS is software selectable v	oose I/O or an additional event input.
EVENT IN	Type: I/O	Direction: Input/Output	Pin: 37
_	The Event Input S against GPS time.	ignal. This is normally an event tim Under software control, this input interface or this input can also be	er or counter. Events are timed can be used as an external 48 MHz



4.5 I/O Signals cont'd

N2WCK	Type: I/O	Direction: Input/Output	Pin: 28		
	The NavSync 2 Wire Clock Signal. This is the open collector I2C compatible Clock Sig-				
	nal for the 2 wire	serial interface. The signal return pa	th is DIG_GND.		
N2WDA	Type: I/O	Direction: Input/Output	Pin: 29		
INZVVDA		Vire Data Signal. This is the open col			
		al interface. The signal return path is			
USBP ⁴	Type: I/O	Direction: Input/Output	Pin: 30		
	The positive USB Signal. The signal return path is DIG_GND.				
USBN ⁴	Type: I/O	Direction: Input/Output	Pin: 31		
	The negative USE	3 Signal. The signal return path is DI	G_GND.		
LED_RED	Type: I/O	Direction: Output	Pin: 8		
		nction Signal. Normally this signal is se this signal to indicate GPS status			
		Short red flashes for satellites track			
		builds, this signal can be used as Gl			
	drive. A series lim	niting resistor is required to limit outp	out current to ±5mA. The signal		
	return path is DIG_GND.				
_LED_GRN	Type: I/O	Direction: Output	Pin: 9		
	This is a Dual Function Signal. Normally this signal is used to drive a green LED. S				
	dard software builds use this signal to indicate GPS status, where a Long green flash indicates an valid 2D/3D fix and Short green flashes for number of satellites used in solution. In special software builds, this signal can be used as GPIO. This signal has a				
	3.3V CMOS drive. A series limiting resistor is required to limit output current to ±5mA.				
	The signal return path is DIG_GND.				
GPIO[0]/PWM	Type: I/O	Direction: Input/Output	Pin: 39		
	-	O[0]/PWM output provides a Frequer	•		
	and is user configurable from 10 Hz to 30 MHz signal. The output is enabled on power- up and is steered by the GPS solution. Custom software versions can also configure this				
		D, PWM or EPOCH output. The sign			
		<u> </u>	·		
GPIO[1]/TIME_SYN	C Type: I/ODirection	on: Input/Output	Pin: 40		
		E_SYNC pin provides a synchroniza			
	board RTC. Custom software versions can also configure this pin for general purpose				
	i/O, or an addition	nal PPS output. The signal return pa	tn is DIG_GND.		
GPIO[2]/NEXT_INT	Type: I/O	Direction: Input/Output	Pin: 41		
		· · · · · · · · · · · · · · · · · · ·			
	The GPIO[2]/NEXT_INT output provides an active high status indicator for the Frequency Output available on pin 39 (GPIO[0]/PWM). Custom software versions can also configure				
	this pin for general purpose I/O. The signal return path is DIG_GND.				

Note: 4. USB is not supported in the current software build.



Specifications subject to change without notice.

4.5 I/O Signals cont'd

GPIO[3]/FREQ_IN Type: I/O Direction: Input/Output Pin: 42

The GPIO[3]/FREQ_IN output provides an active high status 3D fix indicator. This indicator can also be used to determine the validity of the pin 38 (1PPS) output. The signal return path is DIG_GND.

5 SPECIAL FEATURES

While most of the features on the CW25-TIM are just a subset of the capabilities of the CW25 and so are described in the CW25 Data Sheet and the CW25 User Manual, there are some additional features specific to the CW25-TIM that require explanation.

5.1 User Commands

The CW25-TIM can accept a number of specific user commands for setting receiver parameters such as UART baud rate and NMEA message subset, output frequency, etc. Many of these parameters are stored in Non-Volatile Memory (NVM) so that the settings are retained when the receiver loses power. The available commands are defined in detail in the CW25 User Manual.

5.2 Self Survey

To optimize timing performance, the CW25-TIM performs a 10-minute survey each time the receiver is powered up and after obtaining a GPS fix. When the survey is complete, the receiver automatically enters fixed timing mode. For applications with specific timing performance requirements, it may be necessary to allow the survey to complete before using the 1PPS and frequency outputs. The status of the survey can be determined by querying the receiver dynamics setting as described in the CW25 User Manual.

5.3 CW25-TIM Embedded Identification

The hardware version number is hard coded onto the CW25-TIM; firmware also contains a version number allowing for easy identification of the hardware and software version in embedded applications.

6 TAPE AND REEL SPECIFICATIONS




Figure 5 Tape and Reel

7 SOLDER PROFILE




Figure 6 Solder Profile

8 DEMO KIT INFORMATION

A CW25 Demo board is available for evaluation of the CW25 Receiver. A full kit contains the Demo Board with mounted CW25-TIM or CW25-NAV, RS232 serial Cable, Power Supply Adaptor (Region Specific) with a 2.1 mm DC plug and a 3m TNC Magnetic Patch Antenna.

To reduce costs, the CW25 Demo Board can be purchased separately with a pick-and-choose option for above accessories.

See CW25 Demo User Manual for more detailed information on this unit.

Please contact NavSync for pricing information on the full kit or individual items.

9 APPLICATION HINTS

The following are a list of application hints that may help in implementing system based on the CW25-TIM.

9.1 Power Supply

The power supply requirements of the CW25-TIM can all be provided from a single 3.3V supply. To simplify system integration on-board regulators provide the correct voltage levels for the RF and oscillator (2.9V or 3.0V) and low voltage digital core (1.8V). In power sensitive applications it is recommended that the DIG 1V8 supply is provided from a high efficiency external 1.8V source e.g. switch mode power supply, rather than the on-board linear regulator.

If the source impedance of the power supply to the CW25-TIM is high due to long tracks, filtering or other causes, local decoupling of the supply signals may be necessary. Care should be taken to ensure that the maximum supply ripple at the pins of the CW25-TIM is 50mV peak to peak.

9.2 RF Connection

The RF connection to the CW25-TIM can be done in two ways. The preferred method is to use standard microstrip design techniques to track from the antenna element to the RF IN castellation. This also allows the systems integrator the option of designing in external connectors suitable for the application. The user can easily fit an externally mounted MCX, SMA or similar connector, provided it is placed adjacent to the RF_IN castellation. If the tracking guidelines given below are followed, the impedance match will be acceptable. The diagram below shows how this could be achieved. In this diagram, the centre via of the RF connector is presumed to be plated through with a minimal pad top and bottom. The PCB material is assumed to be 1.6mm thick FR4 with a dielectric constant of 4.3. Two situations are considered; one with no ground plane and one with a ground plane on the bottom of the board, underneath the RF connector. In both cases there is no inner layer tracking under the RF connector.




Figure 7 RF Tracking Example

The widths of the RF IN track and the associated gaps are given in the table below.

<u>Scenario</u>	Track Width (1/1000 Inch)	Gap Width (1/1000 Inch)	
Without ground plane	37	6	
	56	8	
With ground plane	32	6	
	43	8	

Table 7 RF Track & Gap Widths

Alternatively, the user can attach the antenna to the Hirose H.FL-R-SMT using a flying lead fitted with a suitable plug.



9 APPLICATION HINTS continued

9.3 Grounding

In connecting the CW25-TIM into a host system, good grounding practices should be observed. Specifically, ground currents from the rest of the system hosting the CW25-TIM should not pass through the ground connections to the CW25-TIM. This is most easily ensured by using a single point attachment for the ground. There must also be a good connection between the RF_GND and the DIG_GND signals. While there is not a specific need to put a ground plane under the CW25-TIM, high energy signals should not be tracked under the CW25-TIM. It is however recommended that a ground plane be used under the CW25-TIM. In this case, the following would be an example of the pattern that may be used




Figure 8 Grounding the CW25-TIM with a Ground Plane

9.4 Battery Backup

The CW25-TIM has an on-board real time clock (RTC). This is used to store date and time information while the CW25-TIM is powered down. Having a valid date and time speeds the Time To First Fix (TTFF), allowing the CW25-TIM to meet its quoted TTFF specification. The CW25-TIM relies on an external power source to power the RTC (VBATT) when the DIG_3V3 is not present. If the user application does not require the warm or hot fix performance, or the required information is provided by network assistance, there is no need to provide the VBATT signal. The VBATT signal must be greater than 2.6V and less than DIG_3V3 + 0.6V. Typically, a 3V lithium primary cell or a high capacity "supercap" will be used. The CW25-TIM has an internal blocking diode, so if a "supercap" or rechargeable battery is used, an external charging circuit will be required.




Figure 9 Typical VBATT Supplies



9 APPLICATION HINTS continued

9.5 Over Voltage & Reverse Polarity Protection

The CW25-NAV contains no over voltage or reverse polarity protection. The CW25-NAV should be handled as a CMOS component, with full antistatic handling precautions. Any fault condition that results in the maximum limits being exceeded may irreparably damage the CW25-NAV.

9.6 **LEDs**

There are two connections on the CW25-NAV specifically intended to drive status LEDs. The LED_RED and LED_GRN signals should be connected, via suitable current limiting resistors, to the anodes of low current LEDs whose cathodes are connected to DIG GND. The outputs are standard 3.3V CMOS and the current drawn should be limited to 5mA per output. Using a 270 ohm resistor provides a suitable current limit. If appropriately coloured LEDs are attached to these signals, other documentation (eg. user manuals) that refers to these status LEDs will be correct. If LEDs are not required, these signals can be left open. These signals may be connected to other logic if required.

9.7 Reset Generation

The power on reset for the CW25-NAV is generated on-board. It is generated by the regulator for the RF section. This signal is an active low, open collector signal and is presented on the NPOR castellation. If it is desired to extend the power on reset signal or provide a manual reset for the CW25-NAV, this signal can be driven from an open collector source at any time. The nPOR signal of the BB25IC, to which the NPOR castellation is connected, has a Schmitt trigger input. This means that there are no constraints on the rise time of the NPOR signal.

There is a second reset signal on the CW25-NAV, the NRESET signal. NRESET is also an active low open collector signal. This signal is generated by the BB25IC in response to the NPOR signal. It can also be generated under software control. Asserting the NRESET signal from an external open collector source will reset the ARM9 in the BB25IC without resetting the whole chip. Generally, this signal will be left open.

9.8 Boot Options

The CW25-NAV has two boot modes. These are selected by the state of the BOOTSEL signal when the NPOR signal goes inactive (high). Normally, BOOTSEL is left open so that a pull-up bias in the BB25IC will keep that signal high. When BOOTSEL is high, the CW25-NAV boots from the FLASH that is internal to the BB25IC. If BOOTSEL is tied low, the CW25-NAV boots from the ROM internal to the BB25IC. This ROM has a boot loader that polls the serial ports and I2C bus for boot code. This mode of operation requires special user handling and should only be used in conjunction with specific application notes.

9.9 Demo Board Kit Information

A CW25 Demo board is available for evaluation of the CW25 Receiver. A full kit contains the Demo Board with mounted CW25-TIM or CW25-NAV, RS232 serial Cable, Power Supply Adaptor (Region Specific) with a 2.1 mm DC plug and a 3m TNC Magnetic Patch Antenna.

To reduce costs, the CW25 Demo Board can be purchased separately with a pick-and-choose option for above accessories.

See CW25 Demo User Manual for more detailed information on this unit.

Please contact NavSync for pricing information on the full kit or individual items.





CW25-TIM



NavSync, Ltd. Europe

Bay 143

Shannon Industrial Estate Shannon, Co. Clare, Ireland Phone: +353 61 475 666 E-mail: sales@navsync.com

North America

2111 Comprehensive Drive Aurora, IL 60505, USA

Phone: 630.236.3026

E-mail: northamerica@navsync.com

www.navsync.com