

LE920

Hardware User Guide

1v0301026 Rev.2 - 2014-04-02



APPLICABILITY TABLE

PRODUCT
LE920-EUG
LE920-NAG
LE920-NVG

APPLICABILITY TABLE 1



SPECIFICATIONS SUBJECT TO CHANGE WITHOUT NOTICE

Notice

While reasonable efforts have been made to assure the accuracy of this document, Telit assumes no liability resulting from any inaccuracies or omissions in this document, or from use of the information obtained herein. The information in this document has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies or omissions. Telit reserves the right to make changes to any products described herein and reserves the right to revise this document and to make changes from time to time in content hereof with no obligation to notify any person of revisions or changes. Telit does not assume any liability arising out of the application or use of any product, software, or circuit described herein; neither does it convey license under its patent rights or the rights of others.

It is possible that this publication may contain references to, or information about Telit products (machines and programs), programming, or services that are not announced in your country. Such references or information must not be construed to mean that Telit intends to announce such Telit products, programming, or services in your country.

Copyrights

This instruction manual and the Telit products described in this instruction manual may be, include or describe copyrighted Telit material, such as computer programs stored in semiconductor memories or other media. Laws in the Italy and other countries preserve for Telit and its licensors certain exclusive rights for copyrighted material, including the exclusive right to copy, reproduce in any form, distribute and make derivative works of the copyrighted material. Accordingly, any copyrighted material of Telit and its licensors contained herein or in the Telit products described in this instruction manual may not be copied, reproduced, distributed, merged or modified in any manner without the express written permission of Telit. Furthermore, the purchase of Telit products shall not be deemed to grant either directly or by implication, estoppel, or otherwise, any license under the copyrights, patents or patent applications of Telit, as arises by operation of law in the sale of a product.

Computer Software Copyrights

The Telit and 3rd Party supplied Software (SW) products described in this instruction manual may include copyrighted Telit and other 3rd Party supplied computer programs stored in semiconductor memories or other media. Laws in the Italy and other countries preserve for Telit and other 3rd Party supplied SW certain exclusive rights for copyrighted computer programs, including the exclusive right to copy or reproduce in any form the copyrighted computer program. Accordingly, any copyrighted Telit or other 3rd Party supplied SW computer programs contained in the Telit products described in this instruction manual may not be copied (reverse engineered) or reproduced in any manner without the express written permission of Telit or the 3rd Party SW supplier. Furthermore, the purchase of Telit products shall not be deemed to grant either directly or by implication, estoppel, or otherwise, any license under the copyrights, patents or patent applications of Telit or other 3rd Party supplied SW, except for the normal non-exclusive, royalty free license to use that arises by operation of law in the sale of a product.



Usage and Disclosure Restrictions

License Agreements

The software described in this document is the property of Telit and its licensors. It is furnished by express license agreement only and may be used only in accordance with the terms of such an agreement.

Copyrighted Materials

Software and documentation are copyrighted materials. Making unauthorized copies is prohibited by law. No part of the software or documentation may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language or computer language, in any form or by any means, without prior written permission of Telit

High Risk Materials

Components, units, or third-party products used in the product described herein are NOT fault-tolerant and are NOT designed, manufactured, or intended for use as on-line control equipment in the following hazardous environments requiring fail-safe controls: the operation of Nuclear Facilities, Aircraft Navigation or Aircraft Communication Systems, Air Traffic Control, Life Support, or Weapons Systems ("High Risk Activities"). Telit and its supplier(s) specifically disclaim any expressed or implied warranty of fitness for such High Risk Activities.

Trademarks

TELIT and the Stylized T Logo are registered in Trademark Office. All other product or service names are the property of their respective owners.

Copyright © Telit Communications S.p.A. 2014.



Contents

1.	Introduction	9
1.1.	Scope	9
1.2.	Audience	9
1.3.	Contact Information, Support.....	9
1.4.	Document Organization.....	10
1.5.	Text Conventions	11
1.6.	Related Documents.....	11
2.	General Product Description.....	12
2.1.	Overview.....	12
2.2.	LE920 Mechanical Dimensions	13
2.3.	Weight.....	13
2.4.	Environmental requirements.....	14
2.4.1.	Temperature range	14
2.4.2.	RoHS compliance	14
2.5.	Operating Frequency.....	15
2.6.	Sensitivity.....	16
3.	LE920 Module Connections	17
3.1.	PIN-OUT.....	17
3.1.1.	LGA Pads Layout	24
4.	Hardware Commands	25
4.1.	Turning ON the LE920	25
4.2.	Initialization and Activation state	25
4.3.	Turning OFF the LE920.....	27
4.3.1.	Shutdown by Software Command	28
4.3.2.	Hardware Shutdown.....	29
4.3.3.	Hardware Unconditional Restart (RESET)	30
4.3.4.	Hardware Unconditional Shutdown	31
4.4.	Summary of Turning ON and OFF the module.....	32



- 5. Power Supply 33
 - 5.1. Power Supply Requirements..... 33
 - 5.2. General Design Rules..... 35
 - 5.2.1. Electrical Design Guidelines 35
 - 5.2.1.1. + 5V Input Source Power Supply Design Guidelines..... 35
 - 5.2.1.2. + 12V Input Source Power Supply Design Guidelines..... 36
 - 5.2.1.3. Battery Source Power Supply Design Guidelines..... 38
 - 5.2.2. Thermal Design Guidelines..... 39
 - 5.2.3. Power Supply PCB Layout Guidelines..... 40
- 6. Antenna(s) 42
 - 6.1. GSM/WCDMA/LTE Antenna Requirements..... 42
 - 6.2. GSM/WCDMA/LTE Antenna – PCB line Guidelines..... 43
 - 6.3. GSM/WCDMA/LTE Antenna – Installation Guidelines 44
 - 6.4. Antenna Diversity Requirements 44
 - 6.5. GPS/GNSS Antenna Requirements..... 45
 - 6.5.1. Combined GPS/GNSS Antenna..... 45
 - 6.5.2. Linear and Patch GPS/GNSS Antenna 46
 - 6.5.3. Front End Design Considerations 46
 - 6.5.4. GPS/GNSS Antenna - PCB Line Guidelines 46
 - 6.5.5. GPS/GNSS Antenna – Installation Guidelines..... 47
- 7. Logic Level Specifications..... 48
- 8. USB Port..... 49
- 9. Serial Ports..... 50
 - 9.1. Modem Serial Port 1..... 51
 - 9.2. Modem Serial Port 2..... 52
 - 9.3. RS232 Level Translation..... 52
- 10. Audio Section Overview 54
 - 10.1. Analog Audio 54
 - 10.2. Digital Audio 54
- 11. General Purpose I/O..... 56



- 11.1. Logic Level Specifications..... 57
- 11.2. Using a GPIO Pad as Input 57
- 11.3. Using a GPIO Pad as Output..... 58
- 11.4. Using the Temperature Monitor Function..... 58
 - 11.4.1. Short Description..... 58
- 11.5. Indication of Network Service Availability 59
- 11.6. RTC Bypass Out..... 60
- 11.7. VAUX Power Output..... 60
- 12. ADC section 61**
 - 12.1. ADC Converter..... 61
 - 12.1.1. Description..... 61
 - 12.1.2. Using ADC Converter..... 61
- 13. Mounting the module on your board..... 62**
 - 13.1. General..... 62
 - 13.2. Finishing & Dimensions..... 62
 - 13.3. Recommended foot print for the application 63
 - 13.4. Stencil..... 64
 - 13.5. PCB Pad Design 64
 - 13.6. Recommendations for PCB Pad Dimensions (mm) 65
 - 13.7. Solder Paste 66
 - 13.7.1. Solder Reflow 66
- 14. Application guide 68**
 - 14.1. Debug of the LE920 in production..... 68
 - 14.2. Bypass capacitor on Power supplies..... 69
 - 14.3. SIM interface 70
 - 14.3.1. SIM schematic example..... 70
 - 14.4. EMC recommendations..... 71
 - 14.5. Download and Debug Port 72
- 15. Packing system..... 73**
 - 15.1. Tray Drawing 74



15.2. Moisture Sensibility..... 76

16. Safety Recommendations..... 77

17. Document History 78



1. Introduction

1.1. Scope

The aim of this document is to present possible and recommended hardware solutions useful for developing a product with the Telit LE920 module. All the features and solutions detailed are applicable to all LE920, where “LE920” refers to the modules listed in the applicability table.

If a specific feature is applicable to a specific product, it will be clearly highlighted.



NOTICE:

The description text “LE920” refers to all modules listed in the [APPLICABILITY TABLE 1](#).

1.2. Audience

This document is intended for Telit customers, especially system integrators, about to implement their applications using our [LE920](#) module.

1.3. Contact Information, Support

For general contact, technical support, to report documentation errors and to order manuals, contact Telit’s Technical Support Center (TTSC) at:

TS-EMEA@telit.com
TS-NORTHAMERICA@telit.com
TS-LATINAMERICA@telit.com
TS-APAC@telit.com

Alternatively, use:

<http://www.telit.com/en/products/technical-support-center/contact.php>

For detailed information about where you can buy the Telit modules or for recommendations on accessories and components visit:

<http://www.telit.com>

To register for product news and announcements or for product questions contact Telit’s Technical Support Center (TTSC).

Our aim is to make this guide as helpful as possible. Keep us informed of your comments and suggestions for improvements.

Telit appreciates feedback from the users of our information.



1.4. Document Organization

This document contains the following chapters:

[Chapter 1: “Introduction”](#) provides a scope for this document, target audience, contact and support information, and text conventions.

[Chapter 2: “General Product Description”](#) gives an overview of the features of the product.

[Chapter 3: “LE920 Module Connections”](#) deals with the pin out configuration and layout.

[Chapter 4: “Hardware Commands”](#) instructs how to control the module via hardware

[Chapter 5: “Power Supply”](#) deals with supply and consumption.

[Chapter 6: “Antenna”](#) The antenna connection and board layout design are the most important parts in the full product design

[Chapter 7: “Logic Level specifications”](#) Specific values adopted in the implementation of logic levels for this module.

[Chapter 8: “USB Port”](#)

[Chapter 9: “Serial Ports”](#)

[Chapter 10: “Audio Section Overview”](#)

[Chapter 11: “General Purpose I/O”](#) How the general purpose I/O pads can be configured.

[Chapter 12 “DAC and ADC Section”](#) Deals with these two kind of analog converters.

[Chapter 13: “Mounting the module on your board”](#)

[Chapter 14: “Application Guides”](#)

[Chapter 15: “Packing System”](#)

[Chapter 16: “Conformity Assessments”](#)

[Chapter 17: “Safety Recommendations”](#)

[Chapter 18: “Document History”](#)



1.5. Text Conventions



Danger – This information MUST be followed or catastrophic equipment failure or bodily injury may occur.



Caution or Warning – Alerts the user to important points about integrating the module, if these points are not followed, the module and end user equipment may fail or malfunction.



Tip or Information – Provides advice and suggestions that may be useful when integrating the module.

All dates are in ISO 8601 format, i.e. YYYY-MM-DD.

1.6. Related Documents

- LE920-EUG/NAG Product Description, 80407ST10118A
- LE920-EUG/NAG AT command reference guide, 80407ST10116A
- Telit EVK2 User Guide, 1v0300704
- Telit xE920 Audio Settings Application Note, 80404NT10095A



2. General Product Description

2.1. Overview

The aim of this document is to present possible and recommended hardware solutions useful for developing a product with the Telit LE920 module.

In this document all the basic functions of a wireless module will be taken into account; for each one of them a valid hardware solution will be suggested and usually incorrect solutions and common errors to be avoided will be highlighted. Obviously this document cannot embrace every hardware solution or every product that may be designed. Obviously avoiding invalid solutions must be considered as mandatory. Whereas the suggested hardware configurations need not be considered mandatory, the information given should be used as a guide and a starting point for properly developing your product with the Telit LE920 module.



NOTICE:

The integration of the GSM/GPRS/EGPRS/WCDMA/HSPA+/LTE LE920 cellular module within user application must be done according to the design rules described in this manual.

The information presented in this document is believed to be accurate and reliable. However, no responsibility is assumed by Telit Communication S.p.A. for its use, such as any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent rights of Telit Communication S.p.A. other than for circuitry embodied in Telit products. This document is subject to change without notice.



2.2. LE920 Mechanical Dimensions

The Telit LE920 module overall dimensions are:

- Length: 34 mm , +/- 0.15 mm Tolerance
- Width: 40 mm , +/- 0.15 mm Tolerance
- Thickness: 2.9 mm , +/- 0.13 mm Tolerance

2.3. Weight

The module weight of LE920 is about 9.0 gram.



2.4. Environmental requirements

2.4.1. Temperature range

		Note
Operating Temperature Range	-20°C ~ +55°C	The module is fully functional(*) across all the temperature range, and it fully meets the ETSI specifications.
	-40°C ~ +85°C	The module is fully functional(*) across all the temperature range. Temperatures outside of the range -20°C ÷ +55°C might slightly deviate from ETSI specifications.
Storage and non-operating Temperature Range	-40°C ~ +85°C	

2.4.2. RoHS compliance

As a part of Telit corporate policy of environmental protection, the LE920 complies with the RoHS (Restriction of Hazardous Substances) directive of the European Union (EU directive 2011/65/EU).



3. LE920 Module Connections

3.1. PIN-OUT

PAD	Signal	I/O	Function	Type	COMMENT
USB HS 2.0 Communication Port					
D19	USB_D+	I/O	USB differential Data(+)		
F19	USB_D-	I/O	USB differential Data(+)		
A18	USB_VBUS	AI	Power sense for the internal USB transceiver	Power	
Asynchronous UART – Prog. / data +HW Flow Control					
AH19	C103/TXD	I	Serial data input (TXD) from DTE	1.8V	
AF19	C104/RXD	O	Serial data output to DTE	1.8V	
AC18	C108/DTR	I	Input for Data terminal ready signal (DTR) from DTE	1.8V	
AA18	C105/RTS	I	Input for Request to send signal (RTS) from DTE	1.8V	
AK19	C106/CTS	O	Output for Clear to send signal (CTS) to DTE	1.8V	
AE18	C109/DCD	O	Output for Data carrier detect signal (DCD) to DTE	1.8V	
AG18	C107/DSR	O	Output for Data set ready signal (DSR) to DTE	1.8V	
AJ18	C125/RING	O	Output for Ring indicator signal (RI) to DTE	1.8V	
Asynchronous Auxiliary UART					
AB19	TXD_AUX	O	Auxillary UART (TX Data to DTE)	1.8V	
AD19	RXD_AUX	I	Auxillary UART (RX Data from DTE)	1.8V	
SIM Card Interface 1					
A10	SIMCLK1	O	External SIM signal – Clock	1.8/2.85V	
B11	SIMRST1	O	External SIM signal – Reset	1.8/2.85V	
B9	SIMIO1	I/O	External SIM signal - Data I/O	1.8/2.85V	
B7	SIMIN1	I	External SIM signal - Presence (active low)	1.8V	
A8	SIMVCC1	-	External SIM signal – Power supply for the SIM	1.8/2.85V	
Analog Audio interface					
B5	EAR1_MT+	AO	Earphone signal output1, phase +	Audio	
A4	EAR1_MT-	AO	Earphone signal output1, phase -	Audio	
B3	MIC1_MT+	AI	Mic signal input1, phase +	Audio	
A2	MIC1_MT-	AI	Mic signal input1, phase -	Audio	
Digital Voice interface (DVI)					
D11	DVI_WA0	O	Digital Voice interface (WA0 master output)	1.8V	
C8	DVI_RX	I	Digital Voice interface (RX)	1.8V	
D9	DVI_TX	O	Digital Voice interface (TX)	1.8V	
C10	DVI_CLK	O	Digital Voice interface (CLK master output)	1.8V	
Digital I/O					
F9	GPIO_01	I/O	GPIO_01	1.8V	
E10	GPIO_02	I/O	GPIO_02	1.8V	



PAD	Signal	I/O	Function	Type	COMMENT
C18	Reserved	-	Reserved		
D15	Reserved	-	Reserved		
F15	Reserved	-	Reserved		
E4	Reserved	-	Reserved		
E8	Reserved	-	Reserved		
F3	Reserved	-	Reserved		
F5	Reserved	-	Reserved		
G2	Reserved	-	Reserved		
H1	Reserved	-	Reserved		
H3	Reserved	-	Reserved		
H17	Reserved	-	Reserved		
J2	Reserved	-	Reserved		
J18	Reserved	-	Reserved		
K1	Reserved	-	Reserved		
K3	Reserved	-	Reserved		
K17	Reserved	-	Reserved		
K19	Reserved	-	Reserved		
L2	Reserved	-	Reserved		
L18	Reserved	-	Reserved		
M3	Reserved	-	Reserved		
M19	Reserved	-	Reserved		
N18	Reserved	-	Reserved		
P19	Reserved	-	Reserved		
S3	Reserved	-	Reserved		
S17	Reserved	-	Reserved		
U3	Reserved	-	Reserved		
U17	Reserved	-	Reserved		
W3	Reserved	-	Reserved		
W17	Reserved	-	Reserved		
Y3	Reserved	-	Reserved		
Y17	Reserved	-	Reserved		
AB3	Reserved	-	Reserved		
AB17	Reserved	-	Reserved		
AD3	Reserved	-	Reserved		
AD17	Reserved	-	Reserved		
AF3	Reserved	-	Reserved		
AF17	Reserved	-	Reserved		
AH3	Reserved	-	Reserved		
AH17	Reserved	-	Reserved		
AK3	Reserved	-	Reserved		
AL2	Reserved	-	Reserved		



PAD	Signal	I/O	Function	Type	COMMENT
AM1	Reserved	-	Reserved		
AM3	Reserved	-	Reserved		
AN2	Reserved	-	Reserved		
AN4	Reserved	-	Reserved		
AN8	Reserved	-	Reserved		
AN14	Reserved	-	Reserved		
AS3	Reserved	-	Reserved		
AT2	Reserved	-	Reserved		
B19	Reserved	-	Reserved		
AU13	Reserved	-	Reserved		
E2	Reserved	-	Reserved		
D1	Reserved	-	Reserved		
C2	Reserved	-	Reserved		
B1	Reserved	-	Reserved		

NOTE:



When the UART signals are used as the communication port between the Host and the Modem:

- DTR pin must be connected in order to enter LE920's power saving mode.
- RI pin must be connected in order to wake the host when a call is coming during sleep mode of host.
- RTS must be connected to GND (on the module side) if flow control is not used

In case UART port isn't used, all UART signals may be left disconnected

NOTE:



RESERVED pins must not be connected

NOTE:

If not used, almost all pins must be left disconnected. The only exceptions are the following:

PAD	Signal
AP17,AP19,AR18,AS17,AS19,AT18,AU17,AU19	VBATT & VBATT_PA
A6,A12,B13,B15,B17,C4,C6,D3,D7,E18,F1,G18,H19, M1,N2,P1,P3,R2,T2,T18,U1,V18,W1,X2,X18,Y1,Y19, AA2,AB1,AC2,AE2,AF1,AG2,AH1,AJ2,AK1,AK17, AL18,AM17,AM19,AN16,AN18,AP3,AP5,AP7,AP9, AP11,AP13,AP15,AR2,AR4,AR6,AR8,AR10,AR12, AR14,AR16,AS5,AS7,AS9,AS11,AS13,AS15,AT4,	GND



AT6,AT8,AT10,AT12,AT14,AT16,AU1,AU5,AU7, AU11,AU15	
AS1	ON/OFF*




4. Hardware Commands

4.1. Turning ON the LE920

To turn on LE920, the pad ON# must be tied low for at least 1 second and then released.

The maximum current that can be drained from the ON# pad is 0.1 mA.


A simple circuit to power on the module is illustrated below:



4.2. Initialization and Activation state

Upon turning on LE920 module, The LE920 is not activated yet because the boot sequence of LE920 is still going on internally. It takes about 10 seconds to complete the initializing the module internally.

For this reason, it would be useless to try to access LE920 during the Initialization state, as shown below. To reach full stability, The LE920 needs at least 15 seconds after the PWRMON goes High to become operational by reaching the activation state.



During the *Initialization state*, any kind of AT-command is not available. DTE must wait for the *Activation state* before communicating with LE920.





NOTE:

To check if the LE920 has powered on, the hardware line PWRMON must be monitored. When PWRMON goes high, the module has powered on.

NOTE:

Do not use any pull up resistor on the ON# line, it is internally pulled up. Using pull up resistor may cause latch-up problems on the LE920 power regulator and improper powering on/off of the module. The line ON# must be connected only in an open collector configuration.

NOTE:

In this document all the lines are inverted. Active low signals are labeled with a name that ends with "#" or with a bar over the name.




NOTE:

In order to avoid a back-powering effect it is recommended to avoid having any HIGH logic level signal applied to the digital pins of the module when it is powered OFF or during an ON/OFF transition.

For example:

- Let us assume you need to drive the ON# pad with a totem pole output of a +1.8/5 V microcontroller (uP_OUT1):




4.3.1. Shutdown by Software Command

LE920 can be shut down by a software command.

When a shut down command is sent, LE920 goes into the finalization state and finally will shut down PWRMON at the end of this state.

The duration of the finalization state can differ according to the situation in which the LE920 is, so a value cannot be defined.

Normally it will be more than 15 seconds after sending a shut down command ; DTE should monitor the status of PWRMON to observe the actual power off.



TIP:

To check if the device has powered off, hardware line PWRMON must be monitored. When PWRMON goes low, the device has powered off.




4.3.2. Hardware Shutdown

To turn OFF LE920 the pad ON/OFF# must be tied low for at least 2 seconds and then released. The same circuitry and timing for the power on must be used.

When the hold time of ON/OFF# is above 2 seconds, LE920 goes into the finalization state and finally will shut down PWRMON at the end of this state.

The period of the finalization state can differ according to the situation in which the LE920 is, so it cannot be fixed definitely.

. Normally it will be more than 15 seconds after sending a shut down command ; DTE should monitor the status of PWRMON to see observe the actual power off.



TIP:


To check if the device has powered off, hardware line PWRMON must be monitored. When PWRMON goes low, the device has powered off.



4.3.3. Hardware Unconditional Restart (RESET)

To unconditionally restart LE920, the pad RESET# must be tied low for period between 500 - 2000 milliseconds and then released.

A simple circuit to do it is:



NOTE:

Do not use any pull up resistor on the RESET# line or any totem pole digital output. Using pull up resistor may cause latch-up problems on the LE920 power regulator and improper functioning of the module. The line RESET# must be connected only in open collector configuration.



NOTE:

Asserting tRESET low for period greater than 2000 milliseconds will cause the module to shutdown.




TIP:

The unconditional hardware Restart must always be implemented on the boards and the software must use it only as an emergency exit procedure, and **not** as a normal power-off operation



For example:


Let us assume you need to drive the RESET# pad with a totem pole output of a +1.8/5 V microcontroller (uP_OUT2):



4.3.4. Hardware Unconditional Shutdown

To unconditionally Shutdown LE920, the pad SHDN_N must be tied low for at least 200 milliseconds and then released.

A simple circuit to do it is:



NOTE:



Do not use any pull up resistor on the SHDN_N line or any totem pole digital output. Using pull up resistor may cause latch-up problems on the LE920 power regulator and improper functioning of the module. The line SHDN_N must be connected only in open collector configuration.


NOTE:




The unconditional hardware SHDN_N must always be implemented on the boards. The software must use it as an **emergency exit** procedure only, and **not** as a normal power-off operation.

4.4. Summary of Turning ON and OFF the module

The chart below describes the overall sequences for Turning ON and OFF.



An example of linear regulator with 5V input is:




5.2.1.2. + 12V Input Source Power Supply Design Guidelines

- The desired output for the power supply is 3.8V, hence due to the big difference between the input source and the desired output, a linear regulator is unsuitable and must not be used. A switching power supply will be preferable because of its better efficiency especially with the 2A peak current load represented by LE920.
- When using a switching regulator, a 500kHz or more switching frequency regulator is preferable because of its smaller inductor size and its faster transient response. This allows the regulator to respond quickly to the current peaks absorption.
- In any case, the frequency and switching design selection is related to the application to be developed due to the fact the switching frequency could also generate EMC interference.
- For car batteries (lead-acid accumulators) the input voltage can rise up to 15.8V and this must be kept in mind when choosing components: all components in the power supply must withstand this voltage.
- A bypass low ESR capacitor of adequate capacity must be provided in order to cut the current absorption peaks. A 100µF tantalum capacitor is usually suitable.
- Make sure the low ESR capacitor on the power supply output (usually a tantalum one) is rated at least 10V.
- For automotive applications a spike protection diode must be inserted close to the power input, in order to clean the supply of spikes.
- A protection diode must be inserted close to the power input, in order to protect LE920 from power polarity inversion. This can be the same diode as for spike protection.

An example of switching regulator with 12V input is in the below schematic (it is split in 2 parts):





Switching regulator



- The power supply input cables must be kept separate from noise sensitive lines such as microphone/earphone cables.



In the case that the antenna is not directly connected at the antenna pad of the LE920, then a PCB line is required in order to connect with it or with its connector.

The second Rx antenna should not be located in the close vicinity of the main antenna. In order to improve Diversity Gain, Isolation and reduce mutual interaction, the two antennas should be located at the maximum reciprocal distance possible, taking into consideration the available space within the application.

6.5. GPS/GNSS Antenna Requirements

LE920 supports a passive antenna and includes an internal LNA inside (13.5dB gain typ.).

It is recommended to use antennas as follow:

- An external passive antenna (GPS only)
- An external passive antenna, GNSS pre-filter



NOTE:

The external GNSS pre-Filter shall be required for GLONASS application.

GNSS pre-Filter requirement shall fulfill the following requirements.

- Source and Load Impedance = 50Ohm
- Insertion Loss (1575.42 – 1576.42MHz) = 1.4dB (Max)
- Insertion Loss (1565.42 – 1585.42MHz) = 2.0dB (Max)
- Insertion Loss (1597.5515 – 1605.886MHZ) = 2.0dB (Max)



NOTE:

It is recommended to add a DC block to the customer's GPS application in order to prevent damage to the LE920 due to unwanted DC voltage



WARNING:

The LE920 software is implemented differently depending on the configurations of an external device. Please refer to the AT command User Guide in detail.

6.5.1. Combined GPS/GNSS Antenna

The use of combined RF/GPS/GNSS antenna is NOT recommended. This solution could generate extremely poor GPS/GNSS reception. In addition, the combination of antennas requires an additional diplexer, which adds significant power losses in the RF path.



6.5.2. Linear and Patch GPS/GNSS Antenna

Using this type of antenna introduces at least 3dB of loss compared to a circularly polarized (CP) antenna. Having a spherical gain response instead of a hemispherical gain response could aggravate the multipath behaviour & create poor position accuracy.

6.5.3. Front End Design Considerations

When using the Telit LE920, since there's no antenna connector on the module, the antenna must be connected to the LE920 through the PCB to the antenna pad.

In the case that the antenna is not directly connected at the antenna pad of the LE920, then a PCB line is required.

This line of transmission shall fulfill the following requirements:

Antenna Line on PCB Requirements	
Characteristic Impedance	50Ohm
Max Attenuation	0.3dB
Coupling with other signals shall be avoided	
Cold End (Ground Plane) of antenna shall be equipotential to the LE920 ground pads	

Furthermore if the device is developed for the US and/or Canada market, it must comply with the FCC and/or IC requirements.

This device is to be used only for mobile and fixed application.

6.5.4. GPS/GNSS Antenna - PCB Line Guidelines

- Ensure that the antenna line impedance is 50ohm.
- Keep the line on the PCB as short as possible to reduce the loss.
- The antenna line must have uniform characteristics, constant cross section, avoiding meanders and abrupt curves.
- Keep one layer of the PCB used only for the Ground plane; if possible.
- Surround (on the sides, over and under) the antenna line on the PCB with Ground. Avoid having other signal tracks directly facing the antenna line track.
- The Ground around the antenna line on the PCB must be strictly connected to the main Ground plane by placing vias at least once per 2mm.
- Place EM-noisy devices as far as possible from LE920 antenna line.



- Keep the antenna line far away from the LE920 power supply lines.
- If EM-noisy devices are around the PCB hosting the LE920, such as fast switching ICs, ensure shielding the antenna line by burying it inside the layers of PCB and surrounding it with Ground planes; or shield it with a metal frame cover.
- If you do not have EM-noisy devices around the PCB of LE920, use a Micro strip line on the surface copper layer for the antenna line. The line attenuation will be lower than a buried one.

6.5.5. GPS/GNSS Antenna – Installation Guidelines

- The LE920, due to its sensitivity characteristics, is capable of performing a fix inside buildings. (In any case the sensitivity could be affected by the building characteristics i.e. shielding)
- The antenna must not be co-located or operating in conjunction with any other antenna or transmitter.
- The antenna shall not be installed inside metal cases.
- The antenna shall also be installed according to the antenna manufacturer's instructions.



7. Logic Level Specifications

Where not specifically stated, all the interface circuits work at 1.8V CMOS logic levels.

The following table shows the logic level specifications used in the Telit LE920 interface circuits:



NOTE:

Do not connect LE920's digital logic signal directly to OEM's digital logic signal with a level higher than 2.7V for 1.8V CMOS signals.

For 1.8V CMOS signals:

Absolute Maximum Ratings - Not Functional

Parameter	LE920	
	Min	Max
Input level on any digital pin when on	-0.3V	+2.16V
Input voltage on analog pins when on	-0.3V	+2.16 V

Operating Range - Interface levels (1.8V CMOS)

Level	LE920	
	Min	Max
Input high level	1.5V	2.1V
Input low level	-0.3V	0.5V
Output high level	1.35V	1.8V
Output low level	0V	0.45V



8. USB Port

The LE920 module includes a Universal Serial Bus (USB) transceiver, which operates at USB high-speed (480Mbits/sec). It can also work with USB full-speed (12Mbits/sec) hosts

It is compliant with the USB 2.0 specification and can be used control and data transfers as well as for diagnostic monitoring and firmware update. In fact firmware update by the host is only possible via USB and not possible via UART. The reason is that Telit consider it impractical to transfer firmware binaries exceeding 100Mb via UART.

The USB port on the Telit LE920 is typically the main interface between the module and OEM hardware.

The USB_DPLUS and USB_DMINUS signals have a clock rate of 480MHz. The signal traces should be routed carefully. Trace lengths, number of vias and capacitive loading should be minimized. The impedance value should be as close as possible to 90 Ohms differential.

The table below describes the USB interface signals:

Signal	LE920 Pad No.	Usage
USB_VBUS	A18	Power sense for the internal USB transceiver.
USB_D-	F19	Minus (-) line of the differential, bi-directional USB signal to/from the peripheral device
USB D+	D19	Plus (+) line of the differential, bi-directional USB signal to/from the peripheral device



NOTE:

In the case of not using USB communication, it is still highly recommended to place an optional USB connector in the application board.

USB physical communication is needed in the case of SW update



9. Serial Ports

The serial port on the Telit LE920 is typically a secondary interface between the module and OEM hardware.

Two serial ports are available on the module:

- MODEM SERIAL PORT 1(Main)
- MODEM SERIAL PORT 2 (Auxiliary)

Several configurations can be designed for the serial port on the OEM hardware.

The most common are:

- RS232 PC com port;
- Microcontroller UART @ 1.8V (Universal Asynchronous Receive Transmit) ;
- Microcontroller UART @ 5V or other voltages different from 1.8V.

Depending on the type of serial port on the OEM hardware, a level translator circuit may be needed to make the system work. The only configuration that does not need a level translation is the 1.8V UART.

The serial port 1 on LE920 is a +1.8V UART with all the 7 RS232 signals. It differs from the PC-RS232 in signal polarity (RS232 is reversed) and levels.

The Serial port 2 is a +1.8V Auxiliary UART.

The levels for LE920 UART are the CMOS levels:

Absolute Maximum Ratings -Not Functional

Parameter	LE920	
	Min	Max
Input level on any digital pin when on	-0.3V	+2.16 V
Input voltage on analog pins when on	-0.3V	+2.16 V

Operating Range - Interface levels

Level	LE920	
	Min	Max
Input high level	1.5V	2.1V
Input low level	-0.3V	0.5V
Output high level	1.35V	1.8V
Output low level	0V	0.45V



9.1. Modem Serial Port 1

Serial port 1 on the LE920 is a +1.8V UART with all 7 RS232 signals.

It differs from the PC-RS232 in the signal polarity (RS232 is reversed) and levels.

RS232 Pin Number	Signal	LE920 Pad Number	Name	Usage
1	DCD - dcd_uart	AE18	Data Carrier Detect	Output from the LE920 that indicates the carrier presence
2	RXD - Tx_uart	AF19	Transmit line *see Note	Output transmit line of the LE920 UART
3	TXD - Rx_uart	AH19	Receive line *see Note	Input receive of the LE920 UART
4	DTR - dtr_uart	AC18	Data Terminal Ready	Input to the LE920 that controls the DTE READY condition
5	GND	A6, A12, B13, B15....	Ground	ground
6	DSR - dsr_uart	AG18	Data Set Ready	Output from the LE920 that indicates the module is ready
7	RTS - rts_uart	AA18	Request to Send	Input to the LE920 that controls the Hardware flow control
8	CTS - cts_uart	AK19	Clear to Send	Output from the LE920 that controls the Hardware flow control
9	RI - ri_uart	AJ18	Ring Indicator	Output from the LE920 that indicates the Incoming call condition



NOTE:

In order to avoid a back-powering effect it is recommended to avoid having any HIGH logic level signal applied to the digital pins of the module when it is powered OFF or during an ON/OFF transition.



TIP:

For minimum implementations, only the TXD and RXD lines need be connected, the other lines can be left open provided a software flow control is implemented.


NOTE:

According to V.24, RX/TX signal names are referred to the application side, therefore on the LE920 side these signal are in the opposite direction: TXD on the application side will be connected to the receive line (here named TXD/ rx_uart) of the LE920 serial port and vice versa for RX.



An example of RS232 level adaption circuitry could be accomplished using a MAXIM transceiver (MAX218).


In this case the chipset is capable of translating directly from 1.8V to the RS232 levels (Example on 4 signals only).



NOTE:

In this case the length of the lines on the application must be taken into account to avoid problems in the case of High-speed rates on RS232.

The RS232 serial port lines are usually connected to a DB9 connector with the following layout: signal names and directions are named and defined from the DTE point of view



10. Audio Section Overview

The LE920 module support analog and digital audio interfaces.

10.1. Analog Audio

The LE920 module provides single analog audio path transmitting and receiving.
Please refer to the xE920_Audio_Settings_Application_Note, 80404NT10095A



WARNING:

LE920 Analog audio implementation uses an internal CODEC.
LE920 internal codec uses the same external LE920 digital Audio interface signals
Therefore, applications that are using analog audio, must make sure that the digital audio interface shall be either not connected, or Hi-Z, or 'input' to Host application.

10.2. Digital Audio

LE920 can be connected to an external codec through the digital interface.


The product provides one Digital Audio Interface (DVI) on the following Pins:

PAD	Signal	I/O	Function	Type	COMMENT
D11	DVI_WA0	O	Digital Audio Interface (WA0)	B-PD 1.8V	PCM_SYNC
C8	DVI_RX	I	Digital Audio Interface (RX)	B-PD 1.8V	PCM_DIN
D9	DVI_TX	O	Digital Audio Interface (TX)	B-PD 1.8V	PCM_DOUT
C10	DVI_CLK	O	Digital Audio Interface (CLK)	B-PD 1.8V	PCM_CLK


LE920 DVI supports PCM master 2048khz short frame




Primary (short sync) PCM interface (2048 kHz clock)



PCM_SYNC timing



PCM_CODEC to LE920 timing



Le920 to PCM_CODEC timing

PCM_CODEC timing parameters

Parameter	Comments	Min	Typ	Max	Unit
$t(\text{sync})$	PCM_SYNC cycle time	–	125	–	μs
$t(\text{synca})$	PCM_SYNC asserted time	–	488	–	ns
$t(\text{syncd})$	PCM_SYNC de-asserted time	–	124.5	–	μs
$t(\text{clk})$	PCM_CLK cycle time	–	488	–	ns
$t(\text{clkh})$	PCM_CLK high time	–	244	–	ns
$t(\text{ckl})$	PCM_CLK low time	–	244	–	ns
$t(\text{sync_offset})$	PCM_SYNC offset time to PCM_CLK falling	–	122	–	ns
$t(\text{sudin})$	PCM_DIN setup time to PCM_CLK falling	60	–	–	ns
$t(\text{hdin})$	PCM_DIN hold time after PCM_CLK falling	60	–	–	ns
$t(\text{pdout})$	Delay from PCM_CLK rising to PCM_DOUT valid	–	–	60	ns
$t(\text{zdout})$	Delay from PCM_CLK falling to PCM_DOUT HIGH-Z	–	–	60	ns



11. General Purpose I/O

The general-purpose I/O pads can be configured to act in three different ways:

- input
- output
- alternate function (internally controlled)

Input pads can only be read and report the digital value (high or low) present on the pad at the read time; output pads can only be written or queried and set the value of the pad output; an alternate function pad is internally controlled by the LE920 firmware and acts depending on the function implemented.

The following GPIOs are available on the LE920.

PAD	Signal	I/O	Function	Type	Drive Strength
F9	GPIO_01	I/O	Configurable GPIO	BH-PD(*) 1.8V	2 mA
E10	GPIO_02	I/O	Configurable GPIO	BH-PD(*) 1.8V	2 mA
F11	GPIO_03	I/O	Configurable GPIO	BH-PD(*) 1.8V	2 mA
E12	GPIO_04	I/O	Configurable GPIO	BH-PD(*) 1.8V	2 mA
F13	GPIO_05	I/O	Configurable GPIO	BH-PD(*) 1.8V	2 mA
E14	GPIO_06	I/O	Configurable GPIO	BH-PD(*) 1.8V	2 mA
R18	GPIO_07	I/O	Configurable GPIO	BH-PD(*) 1.8V	2 mA
S19	GPIO_08	I/O	Configurable GPIO	BH-PD(*) 1.8V	2 mA
U19	GPIO_09	I/O	Configurable GPIO	BH-PD(*) 1.8V	2 mA
W19	GPIO_10	I/O	Configurable GPIO	BH-PD(*) 1.8V	2 mA

(*) **BH-PD** - Bidirectional digital with CMOS input; High-voltage tolerant; contains an internal pull-down device.




NOTE:

In order to avoid a back-powering effect it is recommended to avoid having any HIGH logic level signal applied to the digital pins of the module when it is powered OFF or during an ON/OFF transition.



11.3. Using a GPIO Pad as Output

The GPIO pads, when used as outputs, can drive 1.8V CMOS digital devices or compatible hardware. When set as outputs, the pads have a push-pull output and therefore the pull-up resistor may be omitted.



output PAD equivalent circuit

11.4. Using the Temperature Monitor Function

11.4.1. Short Description


The Temperature Monitor is a function of the module that permits to control its internal temperature and if properly set (see the #TEMPMON command on AT Interface guide) it raises to High Logic level a GPIO when the maximum temperature is reached.



11.5. Indication of Network Service Availability

The STAT_LED pin status shows information on the network service availability and call status. In the LE920 modules, the STAT_LED usually needs an external transistor to drive an external LED. Because of the above, the status indicated in the following table is reversed with respect to the pin status:

LED status	Device Status
Permanently off	Device off
Fast blinking (Period 1s, Ton 0,5s)	Net search / Not registered / turning off
Slow blinking (Period 3s, Ton 0,3s)	Registered full service
Permanently on	a call is active




13. Mounting the module on your board


13.1. General

The LE920 modules have been designed to be compliant with a standard lead-free SMT process.

13.2. Finishing & Dimensions



13.3. Recommended foot print for the application



198 pads

Top View

In order to easily rework the LE920 it is suggested to consider that the application has a 1.5 mm placement inhibit area around the module.

It is also suggested, as a common rule for an SMT component, to avoid having a mechanical part of the application in direct contact with the module.



NOTE:

In the customer application, the region under WIRING INHIBIT (see figure above) must be clear from signal or ground paths.




13.4. Stencil

Stencil's apertures layout can be the same as the recommended footprint (1:1). A suggested thickness of stencil foil is greater than 120 μm .

13.5. PCB Pad Design

Non solder mask defined (NSMD) type is recommended for the solder pads on the PCB.



14. Application guide

14.1. Debug of the LE920 in production

To test and debug the mounting of LE920, we strongly recommend foreseeing test pads on the host PCB, in order to check the connection between the LE920 itself and the application and to test the performance of the module by connecting it with an external computer.

Depending on the customer application, these pads include, but are not limited to the following signals:

- TXD
- RXD
- ON/OFF
- SHUTDOWN
- RESET
- GND
- VBATT
- TXD_AUX
- RXD_AUX
- PWRMON
- USB_VBUS
- USB_D+
- USB_D-



14.2. Bypass capacitor on Power supplies

When a sudden voltage is asserted to or cut from the power supplies, the steep transition makes some reactions such as overshoot and undershoot.

This abrupt voltage transition can affect the device causing it to not work or make it malfunction.

Bypass capacitors are needed to alleviate this behavior. The behavior can be affected differently according to the various applications. Customers must pay special attention to this when they design their application board.

The length and width of the power lines need to be considered carefully and the capacitance of the capacitors need to be selected accordingly.

The capacitor will also prevent ripple of the power supplies and the switching noise caused in TDMA systems like GSM.

Especially, a suitable bypass capacitor must be mounted on the Vbatt & Vbatt_PA (Pads AP17,AP19,AR18,AS17,AS19,AT18,AU17,AU19) and USB_VBUS (Pad A18) lines in the application board.

The recommended values can be presented as:

- 100uF for Vbatt
- 10uF for USB_VBUS

Customers must still consider that the capacitance mainly depends on the conditions of their application board.

Generally more capacitance is required when the power line is longer.



14.3. SIM interface

This section deals with the recommended schematics for the design of SIM interfaces on the application boards.

14.3.1. SIM schematic example

Figure 1 illustrates in particular how the application side should be designed, and what values the components should have.




Figure 1



NOTE FOR R1:

The resistor value on SIMIO pulled up to SIMVCC should be defined accordingly in order to be compliant with 3GPP specification.

LE920-EU/NA/NV contains an internal pull-up resistor on SIMIO.

However, the un-mounted option in the application design can be recommended in order to tune R1 if necessary.

The following Table lists the values of C1 to be adopted with the LE920 product:

Product P/N	C1 range (nF)
LE920-EU/NA/NV	100 nF

Refer to the following document for the detail:

- [Telit_SIM_interface_and ESD_protection_Application_note_r1](#)



14.4. EMC recommendations

All LE920 signals are provided with some EMC protection. Nevertheless the accepted level differs according to which pin. The characteristics are described in the following Table:

Pad	Signal	I/O	Function	Contact	Air
Power Supply					
AP17,AP19, AR18,AS17, AS19,AT18, AU17,AU19	VBATT_PA And VBATT	-	Main power supply	± 8KV	± 15KV
SIM Card Interface					
A8	SIMVCC	-	External SIM signal – Power supply for the SIM	± 8KV	± 15KV
B11	SIMRST	O	External SIM signal – Reset	± 8KV	± 15KV
B9	SIMIO	I/O	External SIM signal - Data I/O	± 8KV	± 15KV
A10	SIMCLK	O	External SIM signal – Clock	± 8KV	± 15KV
Miscellaneous Functions					
A18	USB_VBUS	AI	Power sense for the internal USB transceiver	± 8KV	± 15KV
AP1	RESET	I	Reset input	± 8KV	± 15KV
Antenna					
AD1,AU9,S1	Antenna Pad	AI	Antenna pad for Rosenberger connector	± 8KV	± 15KV

All other pins have the following characteristics:
HBM JESD22-A114-B ± 2000 V
CDM JESD22-C101-C ± 500 V

The Board to Board connector has to be considered as a NO TOUCH area.

Appropriate series resistors must be considered to protect the input lines from overvoltage.



14.5. Download and Debug Port

One of the following options should be chosen in the design of host system in order to download or upgrade the Telit software and debug LE920 when LE920 is already mounted on a host system.

Users who use both UART and USB interfaces to communicate with LE920

- Must implement a USB download method in a host system for upgrading LE920 when it is mounted.

Users who use USB interface only to communicate with LE920

- Must arrange for a USB port in a host system for debugging or upgrading LE920 when it is mounted.


Users who use UART interface only to communicate with LE920

- **Must arrange for a USB port in a host system for debugging or upgrading LE920 when it is mounted.**



15. Packing system

The Telit LE920 is packaged on trays. Each tray contains 20 pieces as shown in the following picture:



15.1. Tray Drawing



