

APPLICABILITY TABLE

PRODUCT
HE922-3GR
WE922-3GR

APPLICABILITY TABLE 1



SPECIFICATIONS SUBJECT TO CHANGE WITHOUT NOTICE

Notice

While reasonable efforts have been made to assure the accuracy of this document, Telit assumes no liability resulting from any inaccuracies or omissions in this document, or from use of the information obtained herein. The information in this document has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies or omissions. Telit reserves the right to make changes to any products described herein and reserves the right to revise this document and to make changes from time to time in content hereof with no obligation to notify any person of revisions or changes. Telit does not assume any liability arising out of the application or use of any product, software, or circuit described herein; neither does it convey license under its patent rights or the rights of others.

It is possible that this publication may contain references to, or information about Telit products (machines and programs), programming, or services that are not announced in your country. Such references or information must not be construed to mean that Telit intends to announce such Telit products, programming, or services in your country.

Copyrights

This instruction manual and the Telit products described in this instruction manual may be, include or describe copyrighted Telit material, such as computer programs stored in semiconductor memories or other media. Laws in the Italy and other countries preserve for Telit and its licensors certain exclusive rights for copyrighted material, including the exclusive right to copy, reproduce in any form, distribute and make derivative works of the copyrighted material. Accordingly, any copyrighted material of Telit and its licensors contained herein or in the Telit products described in this instruction manual may not be copied, reproduced, distributed, merged or modified in any manner without the express written permission of Telit. Furthermore, the purchase of Telit products shall not be deemed to grant either directly or by implication, estoppel, or otherwise, any license under the copyrights, patents or patent applications of Telit, as arises by operation of law in the sale of a product.

Computer Software Copyrights

The Telit and 3rd Party supplied Software (SW) products described in this instruction manual may include copyrighted Telit and other 3rd Party supplied computer programs stored in semiconductor memories or other media. Laws in the Italy and other countries preserve for Telit and other 3rd Party supplied SW certain exclusive rights for copyrighted computer programs, including the exclusive right to copy or reproduce in any form the copyrighted computer program. Accordingly, any copyrighted Telit or other 3rd Party supplied SW computer programs contained in the Telit products described in this instruction manual may not be copied (reverse engineered) or reproduced in any manner without the express written permission of Telit or the 3rd Party SW supplier. Furthermore, the purchase of Telit products shall not be deemed to grant either directly or by implication, estoppel, or otherwise, any license under the copyrights, patents or patent applications of Telit or other 3rd Party supplied SW, except for the normal non-exclusive, royalty free license to use that arises by operation of law in the sale of a product.



Usage and Disclosure Restrictions

License Agreements

The software described in this document is the property of Telit and its licensors. It is furnished by express license agreement only and may be used only in accordance with the terms of such an agreement.

Copyrighted Materials

Software and documentation are copyrighted materials. Making unauthorized copies is prohibited by law. No part of the software or documentation may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language or computer language, in any form or by any means, without prior written permission of Telit

High Risk Materials

Components, units, or third-party products used in the product described herein are NOT fault-tolerant and are NOT designed, manufactured, or intended for use as on-line control equipment in the following hazardous environments requiring fail-safe controls: the operation of Nuclear Facilities, Aircraft Navigation or Aircraft Communication Systems, Air Traffic Control, Life Support, or Weapons Systems ("High Risk Activities"). Telit and its supplier(s) specifically disclaim any expressed or implied warranty of fitness for such High Risk Activities.

Trademarks

TELIT and the Stylized T Logo are registered in Trademark Office. All other product or service names are the property of their respective owners.

Copyright © Telit Communications S.p.A. 2016.



Contents

1. Introduction	10
1.1. Scope	10
1.2. Audience	10
1.3. Contact Information, Support	11
1.4. Text Conventions	11
1.5. Supporting documents	12
1.6. Product Variants	12
1.7. Abbreviations	12
2. General Product Description	14
2.1. Overview	14
2.2. General Functionality and Main Features	16
2.3. Reference table of RF bands characteristics	20
2.3.1. Cellular network:	20
2.3.2. WiFi/Bluetooth	21
2.3.3. GNSS	21
2.4. Applications	21
2.5. Sensitivity	22
2.5.1. Cellular	22
2.5.2. GNSS	22
2.6. Max RF output power	22
2.7. High level block Diagram	24
2.8. Environmental requirements	25
2.8.1. Temperature range	25
2.9. xE922-3GR Mechanical Specifications	26
2.9.1. Dimensions	26
2.9.2. Weight	26
2.9.3. RoHS compliance	26
2.10. Module Content Description	26
2.10.1. Content & state of the module out of production	26
2.10.2. NVM data	26
3. xE922-3GR Module pin out	28



- 8. USIM interface 58**
- 9. USB port 60**
- 10. Display interface 63**
 - 10.1. MIPI-DSI 63
 - 10.2. LVDS 65
 - 10.3. Backlight control 67
 - 10.4. LED_CURSINK 68
 - 10.5. Touch panel 69
- 11. Camera interface 70**
- 12. Peripheral interfaces 74**
 - 12.1. I2C 74
 - 12.2. USIF 75
 - 12.3. SDMMC/SDIO 77
 - 12.4. ADC 80
- 13. General purpose I/O 81**
- 14. Debug / flash interfaces 84**
 - 14.1. USB2.0 HS 84
 - 14.2. USIF2 84
 - 14.3. JTAG 84
 - 14.4. Test pads 84
- 15. Audio 85**
 - 15.1. Analog 85
 - 15.1.1. Analog IN 86
 - 15.1.2. Analog OUT 89
 - 15.1.2.1. Earpiece 90
 - 15.1.2.2. Headset 90
 - 15.1.2.3. Loudspeaker 91
 - 15.2. Digital 93
 - 15.2.1. I2S 93
 - 15.2.2. Digital microphone 93



16. Antenna(s)	94
16.1. GSM/WCDMA Antenna Requirements	94
16.1.1. GSM/WCDMA Antenna – PCB line Guidelines	95
16.1.2. GSM/WCDMA Antenna – Installation Guidelines	95
16.2. WiFi/BT Antenna Requirements	96
16.3. GNSS Antenna Requirements	96
16.3.1. Combined GNSS Antenna	97
16.3.2. Linear and Patch GNSS Antenna	97
16.3.3. Front End Design Considerations	97
16.3.4. GNSS Antenna - PCB Line Guidelines	98
16.3.5. GNSS Antenna – Installation Guidelines	98
17. Mounting the module on your board	99
17.1. General	99
17.2. Finishing & Dimensions	99
17.3. Recommended foot print for the application main board	100
17.4. Stencil	101
17.5. PCB Pad Design	101
17.6. Recommendations for PCB Pad Dimensions (mm)	102
17.7. Solder Paste	103
17.7.1. Solder Reflow	103
18. Packing system	105
18.1. Tray Drawing	107
18.2. Moisture Sensitivity	108
19. Safety Recommendations	109
20. Conformity assessment issues	110
20.1. FCC/IC Regulatory notices	110
20.1.1. Modification statement	110
20.1.2. Interference statement	110
20.1.3. RF exposure	110
20.1.4. FCC Class B digital device notice	111
20.1.5. Labelling Requirements for the Host device	111
20.2. 2014/53/EU Directive	112



21. Document History 115



1.3. Contact Information, Support

For general contact, technical support, to report documentation errors and to order manuals, contact Telit’s Technical Support Center (TTSC) at:

- TS-EMEA@telit.com
- TS-NORTHAMERICA@telit.com
- TS-LATINAMERICA@telit.com
- TS-APAC@telit.com

Alternatively, use:

<http://www.telit.com/en/products/technical-support-center/contact.php>

For detailed information about where you can buy the Telit modules or for recommendations on accessories and components visit:

<http://www.telit.com>

To register for product news and announcements or for product questions contact Telit’s Technical Support Center (TTSC).

Our aim is to make this guide as helpful as possible. Keep us informed of your comments and suggestions for improvements.

Telit appreciates feedback from the users about the information provided.

1.4. Text Conventions



Danger – This information MUST be followed or catastrophic equipment failure or bodily injury may occur.



Caution or Warning – Alerts the user to important points about integrating the module, if these points are not followed, the module and end user equipment may fail or malfunction.



Tip or Information – Provides advice and suggestions that may be useful when integrating the module.

All dates are in ISO 8601 format, i.e. YYYY-MM-DD.



GLONASS	Global orbiting navigation satellite system
GNSS	Global navigation satellite system
GPIO	General-purpose input/output
GPRS	General packet radio services
GPS	Global positioning system
GSM	Global system for mobile communications
HMI	Human machine interface
I2C	Inter-integrated circuit
ISP	Image Signal Processor
IDI	Inter die interface
LE	Low Energy
LVDS	Low Voltage Differential Signaling
MIPI	Mobile Industry Processor Interface
MS	Microstrip line
PMU	Power management unit
SD	Secure digital
SDP (USB)	Standard downstream port
SL	Strip line
SIM	Subscriber identity module
SOC	System-On-Chip
SOC	State of charge
SMEP	Supervisor Mode Execution Privilege
SPI	Serial peripheral interface
TE	Tearing effect
UART	Universal asynchronous receiver transmitter
UMTS	Universal mobile telecommunications system
USB	Universal serial bus
USIF	Universal serial interface
VMM	Virtual machine manager
VT-x	Intel Virtual Technology
WCDMA	Wideband code division multiple access



2. General Product Description

2.1. Overview

Telit's module family xE922-3GR is based on Intel's **IoTG Atom x3** Quad Core processor dual chip platform.

DBB: SoC Atom x3

- CPU: Quad Core (Silvermont) 1.16 GHz
L1\$ I/D 16KB/16KB ; L2\$ 1MB
8-ch main application DMA / 4-ch secure DMA
Android 32bit, Linux Yocto 32bit
- GPU: GFX core modified Mali-450 MP4 600 MHz \$128KB
- DSP : 2x TeakLite @277MHz
- Media Encode/Decode Engine: modified VeriSilicon Media Engine (dec G1/enc H1)

Video encoding:

- H.264 BP@level4.0, MP@level4.0, HP@level4.0
- Bit rate supported is from 10Kbps to 20Mbps
- JPEG Baseline

Video decoding:

- MPEG-1 Main Profile up to High Level
- MPEG-2 Main Profile up to High Level
- MPEG-4 Simple Profile up to Level 6, Advanced Profile up to Level 5
- H.264 up to HP Level 5.1, up to 1080p 30fps (yocto) /720p 50fps (android)
- HEVC Main Profile up to Level 4.1 High Tier, up to 1080p 30fps (yocto) /720p 50fps (android)
- VP6/VP8
- JPEG Baseline interleaved
- Security building blocks

ABB: AGOLD 620

- 2G/3G RF transceiver
- WLAN
- Bluetooth



- GNSS
- Audio
- Analog measurement
- Power management

The module incorporates the following key technologies:

- 2G/3G cellular subsystem
- GNSS subsystem
- WiFi and Bluetooth subsystems
- Display subsystem
- Camera subsystem
- Audio subsystem
- Power management

xE922-3GR is designed for commercial (0C to70C) & industrial (extended temperature -40C to +85C) markets quality needs.

In its most basic use case, xE922-3GR can be applied as a wireless communication front-end for M2M products, offering GNSS and mobile communication features to an external host CPU through its rich interfaces.

The module supports data only communication, voice call is not supported.

xE922-3GR can further support customer software applications and security features. xE922-3GR provides software application environment with sufficient system resources for creating rich on board applications. Thanks to a dedicated application processor and embedded security resources, product developers and manufacturers can create products which guarantee fraud prevention and tamper evidence without extra effort for additional security precautions.

xE922-3GR can be self-sufficient and serve as a fully integrated IoT solution. In such a case, customer would simply complement the module with a power supply, speaker amplifier, microphone, antennae and an HMI (if applicable).

xE922-3GR is offered with different variants per the list in Section 1.6:

- HE922-3GR: Cellular/WiFi/BT/GNSS
- WE922-3GR: WiFi/BT/GNSS



2.2. General Functionality and Main Features

The xE922-3GR family of IoT modules features 2G/3G modem, GNSS and WiFi/BT connectivity together with an on-chip powerful application processor and a rich set of interfaces.

This overview sums all key interfaces offered by the module , consult the documentation on INTEL’s IBL supporting website for actual implementation state.

A) Modem subsystem for data only communication (HE922-3GR variant only)

- 2G technology 3GPP TS 45.005
 - GSM/GPRS/EDGE (multislot class 10)
note : only EDGE RX mode supported
 - Quad band support (GSM850/E-GSM900/DCS1800/PCS1900)
- 3G technology 3GPP TS 25.101 rel 7
 - WCDMA (HSDPA 21Mbps cat14 / HSUPA 5.76Mbps cat6)
 - Quad band support (band 1 / 2 / 5 / 8)
 - Class3 power class
- Two (U)SIM ports – dual voltage 1.8/3V
ISO 7816-3 IC card standard

B) GNSS subsystem

- GPS/GLONASS receiver
- Assisted GNSS
- SBAS: WAAS, EGNOS

C) WiFi/Bluetooth subsystem

- WiFi 802.11 b/g/n 1x1 (1-14, max channel width 20MHz)
- BT 4.0 & BLE
- Single antenna shared for WiFi and BT
- Up to 72.2Mbps OTA throughput, 50Mbps actual throughput

D) Audio subsystem

- Embedded analog codec
 - 2x microphone inputs + bias supply
 - 1x stereo headset output



- 1x mono earpiece output
- 1x mono speaker (classD 700mW/3.8V/8 ohm)
- Dual digital microphone
- I2S digital audio IO (pinning multiplexed with USIF1 port)

E) Display subsystem

Up to 1080p, 24-bit color, 1080p 30fps (yocto) /720p 50fps (android)

- MIPI-DSI (one x4 lanes port, tearing effect timing control)
- LVDS (one x4 lanes port)
- 4 display layer
- Support color space conversion :YUV2RGB and RGB2YUV
- Support replication and dithering
- 2D Graphic Engine
- Backlight control (CABC input, BL feedback input, BL drive output)
- I2C port for touch panel control IC

F) Camera subsystem

Up to 13Mpix, 15 fps (ISP throughput up to 221 Mpix/sec) (8Mpix, 25fps)

- 4 lanes MIPI-CSI for primary camera (up to 13Mpix/1080p)
- One lane MIPI-CSI for secondary camera (up to 5Mpix/720p)
- 1 camera at a time
- GPIO's for camera control
- I2C port for camera subsystem control
- Camera auxiliary supply output

G) Power management

- External battery charger IC support
 - I2C port dedicated to external charger IC control
 - Dedicated GPIO's
 - Fuel gauge input, VBAT/DC sourcing sense ADC input
- Ability to supply the module from DC source without external battery charger IC implementation
- Rich set of embedded power management functions are in place to permit minimization of the powerconsumption of the system in all operating modes.



- Exponentiation accelerator – supports RSA(1024.2048)
- Hashing engines : MD5, HMAC, SHA1/256
- True-RNG
- Secure memory : isolated memory region IMR for secure VM
- Secure boot : root of trust is SEC ROM
- Content protection : Widevine Level 1 DRM (HW protected Video Path)

J) Rich set of module I/O interfaces, including:

- SDIO: SD 3.0, 1x 4bit, speed up to DDR50

only 1.8V supported

- SDMMC: 1x 4bit, default mode (26MHz)

including power supply (fixed 2.9V) and card detect

- USB2.0 (FS/HS DRD dual role device)

The USB port is typically used for:

- Flashing of firmware and module configuration
- Production testing
- Accessing the Application Processor’s filesystem
- AT command access
- High speed WWAN access to external host
- Diagnostic monitoring and debugging
- Communication between Java application environment and an external host CPU
- NMEA data to an external host CPU
- Connect to USB peripherals or hubs (note: application note available from chipset provider on USB hub connectivity)

- Peripheral Ports

These can be applied to support several sensors like : accelerometer , gyroscope, magnetometer, proximity and ambient light sensors

Please consult Intel’s IBL Support website for AVL (approved vendor list), as well for recommended implementation and port assignment

- 3x I2C port full speed:



- I2C_AUX : auxiliary use
 - I2C_CAM / I2C_TP : available when not applied for camera and/or touchpad control
 - USIF1 port: configurable as SPI or UART (up to 48MHz) (multiplexed with I2S)
 - USIF2 port: configurable as SPI or UART (up to 26MHz)
 - 26 general purpose GPIOs with at least 8 interrupts (more can be available depending on final product configuration)
 - Analog audio I/F
 - Antenna RF ports (GNSS, CELLULAR,WIFI/BT)
- K) Form factor (40x34mm), 441 pin LGA
- L) Single supply module. The module generates all its internal supply voltages.
- M) Built-in RTC / backup supply pin for supercap
- N) Two Operating temperature range specified for the xE922-3GR family:
- Commercial: 0 °C to +70 °C
 - Industrial extended temperature: -40 °C to +85 °C
- O) Cellular transmitter can work simultaneously with the transmitter in the 2.4GHz band. Only one of the 2.4 GHz modes works at a given moment and it can work simultaneously with any of the cellular modes.

2.3. Reference table of RF bands characteristics

2.3.1. Cellular network:

Mode	Freq. TX (MHz)	Freq. RX (MHz)	Channels	TX - RX offset
PCS 1900	1850.2 ~ 1909.8	1930.2 ~ 1989.8	512 ~ 810	80MHz
DCS 1800	1710 ~ 1785	1805 ~ 1880	512 ~ 885	95MHz



Mode	Freq. TX (MHz)	Freq. RX (MHz)	Channels	TX - RX offset
GSM 850	824.2 ~ 848.8	869.2 ~ 893.8	128 ~ 251	45MHz
EGSM 900	890 ~ 915	935 ~ 960	0 ~ 124	45 MHz
	880 ~ 890	925 ~ 935	975 ~ 1023	45 MHz
WCDMA 2100 – B1	1920 ~ 1980	2110 ~ 2170	Tx: 9612 ~ 9888 Rx: 10562 ~ 10838	190MHz
WCDMA 1900 – B2	1850 ~ 1910	1930 ~ 1990	Tx: 9262 ~ 9538 Rx: 9662 ~ 9938	80MHz
WCDMA 850 – B5	824 ~ 849	869 ~ 894	Tx: 4132 ~ 4233 Rx: 4357 ~ 4458	45MHz
WCDMA 900 – B8	880 ~ 915	925 ~ 960	Tx: 2712 ~ 2863 Rx: 2937 ~ 3088	45MHz

2.3.2. WiFi/Bluetooth

	min	typ	max	unit
Frequency range	2402	-	2482	MHz

2.3.3. GNSS

	min	typ	max	unit
GPS	-	1575.42	-	MHz
Glonass	-	1602	-	MHz

2.4. Applications

xE922-3GR modules can be used for all kind of IoT Gateways.

Example applications can be:

- Reduction of production overheads
- Smart management of productions
- Remote device monitoring



- Data retrieval to prevent terror attacks
-

2.5. Sensitivity

2.5.1. Cellular

- 3G =< -110 dBm
- 2G CS1 =< -111 dBm
- 2G CS4 =< -103 dBm

2.5.2. GNSS

item	GPS+GLONASS	units
Cold start sensitivity	-146	dBm
Tracking sensitivity	-158	dBm
TTFF cold (@50%, -130dBm)	34	Sec
TTFF warm (@50%, -130dBm)	25	Sec
TTFF hot (@50%, -130dBm)	2	sec

2.6. Max RF output power

Mode	Max Tx output Power (dBm)
PCS 1900	+30.4
DCS 1800	+30.4
GSM 850	+32.4
EGSM 900	+32.4



2.7. High level block Diagram

- Digital baseband DBB SoC:
Intel IoTG Atom x3 (quad-core CPU/GPU), multimedia & connectivity, cellular modem accelerators
MCP multi chip package memory subsystem (eMMC+ LPDDR3)
- Analog baseband ABB :
Intel AG620 (WiFi-BT/cellular 2G/3G quad-band transceivers, GNSS receiver, power management unit PMU, audio frontend AFE)
- RF front end SAW filters / power amplifiers




Figure 1

2.9. xE922-3GR Mechanical Specifications

2.9.1. Dimensions

The Telit xE922-3GR module overall dimensions are:

- Length: 34 mm, +/- 0.15 mm Tolerance
- Width: 40 mm, +/- 0.15 mm Tolerance
- Thickness: 3.0 mm, +/- 0.15 mm Tolerance

2.9.2. Weight

The nominal weight of the xE922-3GR module is 9.7 gram.

2.9.3. RoHS compliance

As a part of Telit corporate policy of environmental protection, the xE922-3GR complies with the RoHS (Restriction of Hazardous Substances) directive of the European Union (EU directive 2011/65/EU).

2.10. Module Content Description

2.10.1. Content & state of the module out of production

Out of production, the module does not contain software for customer use : the software in the module is a specific one dedicated to Telit production testing and it has not undergone any certification.

For information on software to be used in final application please check the ISV list provided by customer support

In order to ensure any wrong use of the module with such software, the module is in a specific test mode (called ptest).

2.10.2. NVM data

Out of production, the module has been calibrated and configured with its own IMEI (for HE922-3GR) and MAC addresses. This information is located in NVM Data
 These items are located in the Intel partition in NVM_CALI area



It is highly recommended to save these data before performing any erasing/flashing actions on the module, so that if any issue occurred during these actions a restore of these data could be performed.



S19	DSI_DP0	AO	LCD DSI Data_0 Positive	Analog
P19	DSI_DN0	AO	LCD DSI Data_0 Negative	Analog
R20	DSI_DP1	AO	LCD DSI Data_1 Positive	Analog
N20	DSI_DN1	AO	LCD DSI Data_1 Negative	Analog
L20	DSI_DP2	AO	LCD DSI Data_2 Positive	Analog
J20	DSI_DN2	AO	LCD DSI Data_2 Negative	Analog
K21	DSI_DP3	AO	LCD DSI Data_3 Positive	Analog
H21	DSI_DN3	AO	LCD DSI Data_3 Negative	Analog
M21	DSI_CLKP	AO	LCD DSI Clock Positive	Analog
P21	DSI_CLKN	AO	LCD DSI Clock Negative	Analog
AP11	LCD_RESET	I/O	LCD Reset / GPIO	CMOS 1.8V
AP9	LCD_TE	I/O	LCD Tearing effect input	CMOS 1.8V
LVDS Display Interface				
W19	LVDS_TA1P	AO	LVDS Data A Positive	Analog
U19	LVDS_TA1N	AO	LVDS Data A Negative	Analog
X18	LVDS_TB1P	AO	LVDS Data B Positive	Analog
V18	LVDS_TB1N	AO	LVDS Data B Negative	Analog
V20	LVDS_TC1P	AO	LVDS Data C Positive	Analog
T20	LVDS_TC1N	AO	LVDS Data C Negative	Analog
Y21	LVDS_TD1P	AO	LVDS Data D Positive	Analog
W21	LVDS_TD1N	AO	LVDS Data D Negative	Analog
U21	LVDS_TCLK1P	AO	LVDS Clock Positive	Analog
S21	LVDS_TCLK1N	AO	LVDS Clock Negative	Analog
LCD Backlight				
AS15	CABC	AI	Content Adaptive Backlight Control	Analog
AS17	LEDFB_DP	AI	Backlight feedback Positive	Analog
AU17	LEDFB_DN	AI	Backlight feedback Negative	Analog
AP13	LEDDR	AO	Backlight Drive	Analog
Touch Screen interface				
AD17	TP_SDA	I/O	Touch panel I2C Data	CMOS 1.8V
AB17	TP_SCL	I/O	Touch panel I2C Clock	CMOS 1.8V
F7	TP_RESET	I/O	Touch panel Reset	CMOS 1.8V
F11	TP_IRQ	I/O	Touch panel Interrupt	CMOS 1.8V
SD/MMC Card Interface				
AP15	VDD_SD	-	Power supply out for MMC card 1.8/3V	PWR out
J2	SD_CARD_DET	I	MMC card detect(active low)	CMOS_1.8V
F1	SD_DAT0	I/O	MMC card data 0	CMOS_1.8/3V
H1	SD_DAT1	I/O	MMC card data 1	CMOS_1.8/3V
K1	SD_DAT2	I/O	MMC card data 2	CMOS_1.8/3V
M1	SD_DAT3	I/O	MMC card data3	CMOS_1.8/3V



AA4	VAUX_3P0V	-	Auxiliary 3.0V power supply (shared with internal eMMC supply)	PWR out
AA20	V_RTC	-	RTC backup	PWR in
GND				
A2	GND	-		GROUND
A14	GND	-		GROUND
A20	GND	-		GROUND
B1	GND	-		GROUND
B13	GND	-		GROUND
B21	GND	-		GROUND
C4	GND	-		GROUND
C6	GND	-		GROUND
C8	GND	-		GROUND
C10	GND	-		GROUND
C12	GND	-		GROUND
D1	GND	-		GROUND
D3	GND	-		GROUND
D5	GND	-		GROUND
D7	GND	-		GROUND
D9	GND	-		GROUND
D13	GND	-		GROUND
E16	GND	-		GROUND
F17	GND	-		GROUND
G20	GND	-		GROUND
H11	GND	-		GROUND
H13	GND	-		GROUND
H15	GND	-		GROUND
J4	GND	-		GROUND
J6	GND	-		GROUND
J8	GND	-		GROUND
J10	GND	-		GROUND
J12	GND	-		GROUND
J14	GND	-		GROUND
J16	GND	-		GROUND
J18	GND	-		GROUND
K3	GND	-		GROUND
K7	GND	-		GROUND
K9	GND	-		GROUND
K11	GND	-		GROUND
K13	GND	-		GROUND
K15	GND	-		GROUND



AM11	GND	-		GROUND
AM13	GND	-		GROUND
AM15	GND	-		GROUND
AN18	GND	-		GROUND
AN20	GND	-		GROUND
AP1	GND	-		GROUND
AP3	GND	-		GROUND
AP19	GND	-		GROUND
AP21	GND	-		GROUND
AR2	GND	-		GROUND
AS3	GND	-		GROUND
AT10	GND	-		GROUND
AT14	GND	-		GROUND
AU1	GND	-		GROUND
AU3	GND	-		GROUND
AU9	GND	-		GROUND
AU11	GND	-		GROUND
AU13	GND	-		GROUND
AU15	GND	-		GROUND
AV2	GND	-		GROUND
AV6	GND	-		GROUND
AW1	GND	-		GROUND
AW7	GND	-		GROUND
AW9	GND	-		GROUND
AW11	GND	-		GROUND
AW13	GND	-		GROUND
AW15	GND	-		GROUND
AW19	GND	-		GROUND
AW21	GND	-		GROUND
RFU				
D17	RFU1	-		
B17	RFU2	-		
C16	RFU3	-		
A16	RFU4	-		
C2	RFU5	-		
AS13	RFU6	-		
K17	RFU7	-		
AS9	RFU8	-		
AN2	RFU9	-		
AK1	RFU10	-		



AH1	RFU11	-		
P5	RFU12	-		
R4	RFU13	-		
T4	RFU14	-		
V4	RFU15	-		
AP5	RFU16	-		
W3	RFU17	-		
Y3	RFU18	-		
AB3	RFU19	-		
AC4	RFU20	-		
X2	RFU21	-		
AA2	RFU22	-		
W1	RFU23	-		
Y1	RFU24	-		
AB1	RFU25	-		
C14	RFU26	-		
G16	RFU27	-		
A12	RFU28	-		
F15	RFU29	-		
G12	RFU30	-		
E12	RFU31	-		
E14	RFU32	-		
F13	RFU33	-		
D15	RFU34	-		
B15	RFU35	-		
T18	RFU36	-		
R18	RFU37	-		
N18	RFU38	-		
L18	RFU39	-		
AR12	RFU40	-		
Y17	RFU41	-		
AB19	RFU42	-		
AD19	RFU43	-		
AV10	RFU44	-		

NOTE:
Unless otherwise specified, RFU pins must be left unconnected (Floating).



5. Power supply

5.1. Input supply

There are 2 input power supplies defined on the xE922-3GR module, V_BAT, V_BAT_PA.

V_BAT_PA pin supplies transmit RF front end (RFFE) power amplifiers (PA) of the cellular network (2G/3G) connection feature of the module.

V_BAT pin supplies the remaining module circuitry, distributed via an internal power management unit (PMU).

Although defined separately, V_BAT and V_BAT_PA can be connected together. The split implementation allows for separate power consumption characterization of the RFFE as well as optional noise filtering network to isolate V_BAT from the typical bursty character of V_BAT_PA in 2G mode operation.



NOTE:

In GSM/GPRS mode, RF transmission is not continuous and is packed into bursts at a base frequency of about 216 Hz with relative current peaks as high as about 2 A. Therefore the power supply must be designed to withstand these current peaks (from V_BAT_PA input supply pin) without big voltage drops; this means that both the electrical design (current rating and/or decoupling buffer capacitors) and the board layout must be designed for this current flow. If the layout of the PCB is not well designed, a strong noise floor is generated on the ground. This will reflect on all the audio paths producing an audible annoying noise at 216 Hz; if the voltage drops during the peaks, current absorption is too high. The device may even shut down as a consequence of the supply voltage drop.



Both V_BAT_PA and V_BAT are protected by Zener transient voltage suppressor diodes internal the module. Although the internal transient suppressor also protects for reverse polarized input supply application, its max power dissipation is limited as well.

For performance specification of this protection please consult the datasheet. (DF3A6.8FUT1 / ON Semiconductor)

A low ESR buffer capacitor of adequate capacity must be provided on the application main board in order to cut the current absorption peaks (either from system load or during cellular load TX slots , up to 2 A), taking into account the sourcing power supply circuitry implementation is limited qua current rating and/or transient response timing. The buffer capacitor must be selected in order to guarantee at all time V_BAT > BUV battery under voltage (typical 3.0V).

For information, the total ‘distributed’ capacitance already present inside the module:

- V_BAT_PA : 33uF
- V_BAT : 82uF

5.2. Output supply

5.2.1. Linear voltage regulators

5.2.1.1. VAUX_1P8V

parameter	symbol	value			unit	condition	Default value	Default state
		Min	Typ	max				
External cappacitor	Cext		1000	1400	nF			
Cappacitor ESR	R_esr			100	ohm	100 Hz		
				0.05	ohm	1 MHz...30MHz		
Output voltage	Vreg	1.8		2.85	V	Configurable 1.8/2.5/2.8/2.85V	2.85V	OFF
Output Current	Ireg max			225	mA			
Current Limitation	Imax		400		mA	50% nominal LDO voltage		

Remark: VAUX_1P8V is reserved by default for the camera interface @1.8V level. Contact Intel’s IBL support to reconfigure this regulator if camera interface is not used.



Note:

VAUX_3P0V is also applied internally the module, feeding the flash memory part of the eMCP memory.

The datasheet of the eMCP specifies a maximum current consumption on this powersupply line of about 150mA (read operation).

Care should be exercised to limit the total power consumption, to keep heat dissipation limited:

$$\text{Power_dissipation} = (\text{V_BAT}-3.0\text{V}) \times (\text{150mA_max}+\text{I_external})$$

5.2.1.4. VSIM1/2

parameter	symbol	value			unit	condition	Default value	Default state
		Min	Typ	max				
External cappacitor	Cext		100	135	nF			
Cappacitor ESR	R_esr			100	ohm	100 Hz		
				0.05	ohm	1 MHz...30MHz		
Output voltage	Vreg	1.2		2.91	V		2.91V	ON
Output Current	Ireg max	30			mA			
Current Limitation	Imax		80		mA			

5.2.2. DC/DC stepdown

5.2.2.1. 1V8_OUT

parameter	symbol	value			unit	condition	Default value	Default state
		Min	Typ	max				
Output capacitor	Cout	11	22	+35%	uF	internal module tot.cap +/-32 uF		
Capacitor ESR	R_esr			100	ohm	100 Hz		
				0.05	ohm	1 MHz...10MHz		
Output voltage	Vreg		1.8		V		1.8V	ON



	3G Active Idle	21
standby	Flight Mode	2.6
	WLAN Idle associated (3G cell registered)	8.6
	2G Standby, DRX5	
	GSM850	4.8
	GSM900	4.8
	DCS1800	4.8
	PCS1900	6.3
	3G Standby, DRX7	
	B1	4
	B2	4.7
	B5	4.1
B8	4.1	
Data traffic	GPRS 4TX(gamma10)/1RX PS	
	GSM850	212
	GSM900	220
	DCS1800	173
	PCS1900	185
	3G 24dBm RMC 12.2kbps	
	B1	572
	B2	713
	B5	480
B8	600	
Audio Playback	MP3 Playback, Wired Headset, flight mode	103



Video Playback	Video Playback 720p 30fps H.264, HP level 4.0, 4Mb/s, Airplane Mode, Landscape Mode	345
	Video Streaming HTML5 WLAN -H.264 -720p	776
	Video Streaming HTML5 3G -H.264 -720p chrome52	959
Browsing	Browsing Chrome HTML5 -WLAN	448
	Browsing Chrome HTML5 -3G	560
Imaging	User mode image capture, 3G idle	TBD
	Video Recording, HD 720p 30fps AVC baseline 3.1, 1.5Mbps, 3G idle	876
GNSS	Tracking mode (non-assisted) : GPX Logger app (typical driving test), airplane mode	140
	Tracking mode (non-assisted) 8 satellites / -130dBm	TBD
BT	Upload file sending	460
	Download file receiving	535
	BT enabled , no device connected	3
	1 BLE sensor device connected, no data	4.6
	1 BLE sensor notifying @1second period	84
	1 BLE sensor notifying @5second period	37
	6 BLE sensors device connected, no data	10
	6 BLE sensors notifying @1second period	89
	6 BLE sensors notifying @5second period	86

5.4. RTC backup

The internal PMU features real-time clock (RTC) based on 32 kHz oscillator, to keep track of date and time. This feature is supplied by an internal LDO V_RTC, typical 2.3V +-5%.

V_RTC is 'always on' when V_BAT supply is present (>2.5V min).



V_RTC is internally decoupled with 100 nF. When V_BAT is removed from the module, in case RTC tracking is needed an external supercap is required connected to module pin V_RTC.

The following table gives an overview of V_RTC minimum voltage level requirements in order to keep RTC running:

condition	minimum V_RTC [V]		
	min	Typ	max
room temperature		0.8	1.1
-40 to +125deg		0.9	1.2

So typically at room temperature a voltage difference of $2.3V - 0.8V = 1.5V$ is available for buffering the RTC supply in case V_BAT is removed.

An external capacitor for RTC buffering can be added, typical 100uF, up to maximum 220uF directly to the LGA pin V_RTC.

In case an extreme large (super) capacitor, typical 1 F, is applied, a series resistor of typical 470 Ohm should be added.

Typical current drawn from V_RTC by the RTC clock: 2.6µA

An RTC alarm is one of the possible events to power ON the module.



6. Power ON/OFF and reset control

6.1. Power On


Once power applied to the V_BAT, the power on can be triggered by four possible events:

- ON_OFF key event (+ application of power to system with ‘first connect’ enabled)
- External charger detection (CHG_POK)
- RTC alarm

6.1.1. ON_OFF key action

If the ON_OFF key is forced by external circuitry to V_RTC, the system startup procedure begins.

- Active logic : HIGH
- T_on minimum : 100msec
- Debounce : 15msec



When the system is supplied with V_BAT for the first time, it will automatically start up without waiting for an event.

This so called ‘first connect’ power up condition can be disabled by adding a pulldown resistor on ON_OFF signal of typical 10 kOhm.

Once the system is ON, if the ON_OFF key is forced to V_RTC for minimum $T_{off} > 10$ seconds, the system will switch OFF again.

After the initial startup procedure and when FW has booted, the ON_OFF key will be re-programmed to wake up the system when asserted during sleep mode.

6.1.2. Switching ON due to charging

If an external charger is detected the system startup procedure begins. An external charger can be detected by LOW level detection on CHG_POK and / or CHG_INT input pins. Both pins have an internal pullup applied to V_RTC. (See chapter 7.2 for charger IC connections)

6.1.3. Switching on due to RTC alarm

The real time clock can generate a wake-up signal called RTC alarm. Once the PMU detects this level high the system startup procedure begins.

6.2. Power off

There are two ways to trigger a power off cycle of the system.

6.2.1. Soft power off

Based on application specific implementation and/or user interaction, the SW can trigger a power off cycle.

6.2.2. Emergency power off

In case the PMU detects a HW failure, the PMU will shut down by itself.

The following events will trigger an emergency power off:

- PMU watchdog time-out
- ON_OFF key pressed for more than 10 sec
- ADC_VBATMEAS < threshold (default 2.3V)
- Overtemperature (refer to thermal design guide)

6.3. Reset

For soft reset, the system SW can trigger two types of soft reset.

One type will reset the DBB and go through the PMU power off/on sequence,

The other type will only reset the CPU while keeping voltage regulators enabled.

For hard reset, the system can be reset by pulling LGA pin AU5 “MAIN_RESET_IN” active LOW.



7. Battery management

The xE922-3GR chipset supports an (optional) complete battery management solution based on external charger IC interfacing by the following dedicated charging control lines.


PAD	Signal	I/O	descriptions	Type
AN14	CHG_RST_OUT	O	External Charger Reset	
AB21	CHG_INT_IN	I	Charger IRQ	
AN16	CHG_POK_IN	I	Charger Power OK indication	
AV16	FG_IBATP	I	Battery Fuel Gauge Positive	
AT16	FG_IBATN	I	Battery Fuel Gauge Negative	
AM19	ADC_VBATMEAS	I	Battery measurement ADC	
AC18	CHG_I2C_SCL	I/O	Charger I2C Clock	CMOS 1.8V
AE18	CHG_I2C_SDA	I/O	Charger I2C Data	CMOS 1.8V
AL18	ADC_IN0	AI	Analog to Digital converter (MEAS0 Batt ID)	Analog
AK19	ADC_IN1	AI	Analog to Digital converter (MEAS1 Batt Temp)	Analog

The battery management system foresees in the following main functions:

- Battery voltage/capacity monitoring (fuel gauge)
- Battery charger interface (I2C bus, predefined IO's)

7.1. Coulomb counter

The coulomb counter is a current integration method to improve the battery state of charge, while combined with VBATMEAS voltage monitoring. Below figure shows the required connections, where the bidirectional battery current is sensed across a shunt resistor (low side sensing, typ. 20 mOhm).



Always connect the sense resistor to the negative (ground) side of the battery. Positive side battery sensing is not supported and will damage the chip.




Minimize parasitic resistance in the current path by using thick copper traces between sense resistor and PCB ground and negative battery terminal respectively.

The fuel gauge FG_IBATP/N signal pair should be routed as differential and isolated from aggressors (like clocks, DC/DC switching nodes) to minimize noise interference.

A low pass filter 4.7k/1uF is present inside the xE922-3GR module.

When using 2-terminal resistor, apply 4-wire terminal layout pattern scheme as suggested in following figure.

4-Wire sensing using a 2-terminal resistor



7.2. Battery charging

The system SW supports application of an external charger IC solution BQ24296 from Texas Instruments TI, an I2C controlled, 3A single cell, USB Charger. For detailed performance, please consult the datasheet.

Please consult Intel’s IBL support website for application note and actual supported charger IC type numbers.

7.2.1. Block diagram

The below figure gives an overview how the BQ24296 solution should be interfaced with the onboard PMU/ABB/DBB functions.

Note: currently PSEL control from ABB is not supported. Charging from USB or DC-adaptor is set by tying PSEL to HIGH or LOW respectively.




8. USIM interface

xE922-3GR supports two external USIM interfaces (dual volt 1.8/3V) compatible with ISO 7816-3 IC Card standard.

PAD	Signal	I/O	descriptions	Type
SIM card interface 1				
AM5	VSIM1	-	External SIM signal 1 – Power supply for the SIM	1.8 / 2.85V
AR6	SIMCLK1	O	External SIM signal 1 – Clock	1.8 / 2.85V
AN10	USIM1_DETECT	I	External SIM signal 1 – Card detect (Active low)	CMOS 1.8V
AT6	SIMIO1	I/O	External SIM signal 1 – Data I/O	1.8 / 2.85V
AN6	SIMRST1	O	External SIM signal 1 – Reset	1.8 / 2.85V
SIM card interface 2				
AK3	VSIM2	-	External SIM signal 2 – Power supply for the SIM	1.8 / 2.85V
AS7	SIMCLK2	O	External SIM signal 2 – Clock	1.8 / 2.85V
AR10	USIM2_DETECT	I	External SIM signal 2 – Card detect (Active low)	CMOS 1.8V
AU7	SIMIO2	I/O	External SIM signal 2 – Data I/O	1.8 / 2.85V
AP7	SIMRST2	O	External SIM signal 2 – Reset	1.8 / 2.85V


Next figure illustrates how a typical SIM socket should be connected.



At least Test point of the USB signals are required since the USB physical communication is needed in the case of SW update.

Routing guide lines for the display USB2.0 interface:

The next figure shows a typical signal trajet with different sub trajetcs.



Recommended routing guidelines for the whole USB signal trajet :

parameter	guideline
Characteristic impedance (stripline / microstrip)	90 ohm differential 10%(SL) 15%(MS)
Trace spacing : between differential pairs or between differential pair and other signals (h = dielectric height)	4xh (SL) 6xh (MS)
Max. number of vias allowed	3 through-hole vias + 4 microvias (including via under USB connector)
Length matching between P and N within a differential pair	Within same layer mismatch: +/-0.254 mm Total length mismatch: +/-0.381 mm



Guidelines for sub trajects:

parameter	module	main	Bi1	Bi2	AOB	stub
Transmission line segment	L1 (MS/SL)	L2 (SL)	L3 (MS)	L4 (MS)	L5(SL)	Lstub
Max. length [mm]	25.4	101.6	12.7	25.4	101.6	5.1

Actual xE922-3GR module signal trace (L1) implementation:

signal name	module trace length [mm]	Number of microvias on the module
USB_DP	5.06	3
USB_DN	5.29	3



10. Display interface

The xE922-3GR supports a display according following 3 interface types:

- MIPI-DSI (4-lane, GPIO's including tearing effect timing control)
- LVDS (4-lane)

On top of this display interface the module also features backlight control (CABC input, BL feedback input, BL drive output) and I2C port to control a touch panel IC.

LCD_RESET and LCD_TE interface pins become available as general GPIO function in case no LCD feature implemented in the system.

Please consult Intel's IBL Support website for AVL (approved vendor list), as well for recommended implementation and port assignment

10.1. MIPI-DSI

4-lane MIPI DSI compliant, utilizing MIPI DPHY as physical layer.


Max rate of bit clock of a DPHY lane is defined as 400MHz, or equivalent data rate 800Mbps.

PAD	Signal	I/O	descriptions	Type
MIPI DSI Display Interface				
S19	DSI_DP0	AO	LCD DSI Data_0 Positive	Analog
P19	DSI_DN0	AO	LCD DSI Data_0 Negative	Analog
R20	DSI_DP1	AO	LCD DSI Data_1 Positive	Analog
N20	DSI_DN1	AO	LCD DSI Data_1 Negative	Analog
L20	DSI_DP2	AO	LCD DSI Data_2 Positive	Analog
J20	DSI_DN2	AO	LCD DSI Data_2 Negative	Analog
K21	DSI_DP3	AO	LCD DSI Data_3 Positive	Analog
H21	DSI_DN3	AO	LCD DSI Data_3 Negative	Analog
M21	DSI_CLKP	AO	LCD DSI Clock Positive	Analog
P21	DSI_CLKN	AO	LCD DSI Clock Negative	Analog
AP11	LCD_RESET	I/O	LCD Reset / GPIO	CMOS 1.8V
AP9	LCD_TE	I/O	LCD Tearing effect input	CMOS 1.8V

Routing guide lines for the display MIPI-DSI interface:

The next figure shows a typical signal trajet with different sub trajetcs.





Recommended routing guidelines for the whole MIPI-DSI signal trajet:

parameter	guideline
Characteristic impedance (stripline / microstrip)	100 ohm differential 10%(SL) 15%(MS)
Trace spacing : between differential pairs or between differential pair and other signals (h = dielectric height)	5xh (SL) 7xh (MS)
Total length (module (L1+L2) + carrier(L3)+add-on pcb(L4) + FPC cable(L5))	Min. 50.8 mm / Max. 152.4 mm (MS/SL)
Max. number of vias allowed	4 through-hole vias + 4 microvias + 2 connector pins
Length matching between P and N within a differential pair	Within same layer mismatch: +/-0.254 mm Total length mismatch: +/-0.381 mm
Length matching between DATA to CLK	Within same layer mismatch : +/- 1.27 mm Total length mismatch: +/- 2.54 mm

Guidelines for off-module sub trajet:

parameter	Carrier board	Addon board	FPC cable
Transmission line segment	L3	L4	L5
Length [mm]	50.8 - 83.8 (MS/SL)	12.7 - 25.4 (MS)	50.8 - 127

Actual xE922-3GR module signal trace (L1+L2) implementation:

signal name	module trace length [mm]	Number of microvias on the module
DSI_CLKN	9.88	2
DSI_CLKP	9.65	2
DSI_DN0	7.39	2
DSI_DP0	7.15	2
DSI_DN1	9.09	2
DSI_DP1	9.28	2
DSI_DN2	8.60	2
DSI_DP2	8.43	2
DSI_DN3	12.16	2
DSI_DP3	12.01	2

10.2. LVDS

4-lane ‘Low voltage differential signaling’ LVDS transmitter, implementing the LVDS PHY with electrical parameters according TIA/EIA-644 technical standard.

LVDS Clock range: 20 – 170 MHz.


PAD	Signal	I/O	descriptions	Type
LVDS Display Interface				
W19	LVDS_TA1P	AO	LVDS Data A Positive	Analog
U19	LVDS_TA1N	AO	LVDS Data A Negative	Analog
X18	LVDS_TB1P	AO	LVDS Data B Positive	Analog
V18	LVDS_TB1N	AO	LVDS Data B Negative	Analog
V20	LVDS_TC1P	AO	LVDS Data C Positive	Analog
T20	LVDS_TC1N	AO	LVDS Data C Negative	Analog
Y21	LVDS_TD1P	AO	LVDS Data D Positive	Analog
W21	LVDS_TD1N	AO	LVDS Data D Negative	Analog
U21	LVDS_TCLK1P	AO	LVDS Clock Positive	Analog



S21	LVDS_TCLK1N	AO	LVDS Clock Negative	Analog
-----	-------------	----	---------------------	--------

Routing guide lines for the display LVDS interface:

The next figure shows a typical signal trajet with different sub trajetcs.



Recommended routing guidelines for the whole LVDS signal trajet:

parameter	guideline
Characteristic impedance (stripline / microstrip)	100 ohm differential 10%(SL) 15%(MS)
Trace spacing : between differential pairs or between differential pair and other signals (h = dielectric height)	5xh (SL) 7xh (MS)
Total length (module (L1+L2) + carrier(L3)+add-on pcb(L4))	Min. 50.8 mm / Max. 203.2 mm (MS/SL)
Max. number of vias allowed	4 through-hole vias + 4 microvias + 2 connector pins
Length matching between P and N within a differential pair	Within same layer mismatch: +/-0.254 mm Total length mismatch: +/-0.381 mm
Length matching between DATA to CLK	Within same layer mismatch : +/- 1.27 mm Total length mismatch: +/- 2.54 mm



Guidelines for off-module sub trajects:

parameter	Carrier board	Addon board
Transmission line segment	L3	L4
Length [mm]	82.5 (MS/SL)	Max. 203.2 – (L1+L2+L3)

Actual xE922-3GR module signal trace (L1+L2) implementation:

signal name	module trace length [mm]	Number of microvias on the module
LVDS_TCLK1N	10.47	2
LVDS_TCLK1P	10.46	2
LVDS_TA1N	9.12	2
LVDS_TA1P	9.31	2
LVDS_TB1N	8.25	2
LVDS_TB1P	8.51	2
LVDS_TC1N	8.16	2
LVDS_TC1P	7.99	2
LVDS_TD1N	12.64	2
LVDS_TD1P	12.46	2

10.3. Backlight control

PAD	Signal	I/O	descriptions	Type
LCD Backlight				
AS15	CABC	AI	Content Adaptive Backlight Control	Analog
AS17	LEDFB_DP	AI	Backlight feedback Positive	Analog
AU17	LEDFB_DN	AI	Backlight feedback Negative	Analog
AP13	LEDDRV	AO	Backlight Drive	Analog


The LED current generator feature can generate supply current for display or keypad backlight LED's



A typical application of the backlight control is drawn in below figure .

LEDDRV controls the gate of an external NFET with PWM signal.


During first time period t1 the inductor L is charged via the n-channel FET closed , while during second period t2 the inductor L is discharged via the parallel LED's.



CABC = Content Adaptive Backlight Control input from external backlighting control IC.

In order to keep the ‘perceived’ brightness the same, the brightness of the LED backlight can be dimmed while increasing the light shining through the LCD filter. When CABC operation is enabled, the LEDDRV PWM is kept low/disabled when the CABC signal is low.

This way the backlight power consumption can be reduced.



Please consult the appropriate application note on Intel’s IBL support website.

10.4. LED_CURSINK

PAD	Signal	I/O	descriptions	Type
AR14	LED_CURSINK	I	GP LED Driver (Sink)	Analog

The LED_CURSINK features a programmable (in steps of 2mA) current sink up to 40mA, typically used for LED keypad backlighting.



Main camera:

- High resolution up to 13Mpixel /15 fps
- 4-lane MIPI CSI-2
- up to 550Mbps/lane data rate (limited by ISP throughput)

Secondary camera:

- Low resolution up to 5Mpixel
- 1-lane MIPI CSI-2
- up to 1Gbps/lane data rate

The cameras cannot be used simultaneously, only 1 at the time.

A dedicated CAM_I2C bus interfaces is featured to control the CMOS camera devices (external pullup resistors to VAUX_1P8V required), as well as CAM_RESET and CAM_PD control pins for each CIF interface.

The reference clock CAM_MCLK frequency is max 26MHz.

CAM1_FLASH and _TORCH enable flash and torch resp. of main camera.

In case the Camera interface is not used, the above signals can be used as GPIO's, interrupts or general purpose I2C (in that case add external pullup resistors to 1V8_OUT)

Two voltage regulators can be used for camera device supply:

- VAUX_1P8V
- VAUX_2P85V


Both have a current rating of max 225mA.

Typically 1uF external decoupling capacitance to be added (additional to internal 1uF).

In case not applied for camera supply, both regulators can be used for other purpose.

Routing guide lines for the display MIPI-CSI-2 interface:

The next figure shows a typical signal trajet with different sub trajetcs.



12. Peripheral interfaces

12.1. I2C

The xE922-3GR offers in total four I2C bus interfaces.

1V8 IO, standard/fast mode SCLK 100 kHz/400 kHz.

The below table gives an overview and indicates the assigned functions that are ‘reserved’ for each I2C bus port.

PAD	Signal	I/O	descriptions	Type
AM17	CAM_I2C_SDA	I/O	Camera I2C Data	CMOS 1.8V
AP17	CAM_I2C_SCL	I/O	Camera I2C Clock	CMOS 1.8V
AD17	TP_SDA	I/O	Touch panel I2C Data	CMOS 1.8V
AB17	TP_SCL	I/O	Touch panel I2C Clock	CMOS 1.8V
AC18	CHG_I2C_SCL	I/O	Charger I2C Clock	CMOS 1.8V
AE18	CHG_I2C_SDA	I/O	Charger I2C Data	CMOS 1.8V
AS1	AUX_I2C_SDA	I/O	I2C3 Data (AUX / Sensors)	CMOS 1.8V
AT2	AUX_I2C_SCL	I/O	I2C3 Clock (AUX / Sensors)	CMOS 1.8V

- CAM_I2C signal lines need external 2.2k pullup resistors to VAUX_1P8V.
- TP_/CHG_/AUX_ I2C signal lines have internal 2.2k pullup resistors to 1V8_OUT

Care should be taken to limit the total bus load capacitance to meet maximum rise time requirement of 300ns (fast-mode) or 1 μ s (standard-mode).

None of these I2C bus ports are connected internal the module to other peripherals.

In case not applied for the reserved functions, the camera and touch panel I2C busses can be applied for general use case. In that case CAM_I2C signal lines should be pulled up to 1V8_OUT.

The charger I2C interface is dedicated and cannot be used for other purpose



12.2. USIF

xE922-3GR offers two ‘Universal Serial Interface’ ports, configurable either as SPI or UART

- USIF1 :SPI (up to 48MHz) / UART
- USIF2 :SPI (up to 26MHz) / UART

PAD	Signal	I/O	descriptions	Type
USIF 1 (UART/SPI)				
W5	USIF1_RXD	I	UART1 / SPI1 Serial data input	CMOS 1.8V
Y5	USIF1_TXD	O	UART1 / SPI1 Serial data Output	CMOS 1.8V
S5	USIF1_SCLK	I/O	UART1 RTS / SPI1 SCLK	CMOS 1.8V
U5	USIF1_CS	O	UART1 CTS / SPI1 Chip Select	CMOS 1.8V
USIF 2 (UART/SPI)				
AH3	USIF2_RXD	I	UART2 / SPI2 Serial data input	CMOS 1.8V
AE4	USIF2_TXD	O	UART2 / SPI2 Serial data Output	CMOS 1.8V
AD5	USIF2_SCLK	I/O	UART2 CTS / SPI2 SCLK	CMOS 1.8V
AJ2	USIF2_CS	O	UART2 RTS / SPI2 Chip Select	CMOS 1.8V

Remark:

USIF1 pinning is also multiplexed with an optional digital audio I2S interface bus (refer to audio chapter).

Routing guide lines for the USIF interface (SPI mode):

Recommended routing guidelines for the whole USIF signal trajet:

parameter	guideline
Characteristic impedance (stripline / microstrip)	50 ohm single ended 10%(SL) 15%(MS)
Trace spacing : between differential pairs or between differential pair and other signals (h = dielectric height)	2xh (SL) 3xh (MS)
Total length (module (L1) + carrier(L2))	Min. 5.1 mm / Max. 330.2 mm (MS/SL)
Max. number of vias allowed	4 through-hole vias + 4 microvias
Length matching between DATA to CLK	Total length mismatch: +/- 12.7 mm



Actual xE922-3GR module signal trace (L1) implementation USIF1:

signal name	module trace length [mm]	Number of microvias on the module
USIF1_SCLK	24.8	3
USIF1_RXD	20.8	3
USIF1_TXD	20.2	3
USIF1_CS	22.2	3

Actual xE922-3GR module signal trace (L1) implementation USIF2:

signal name	module trace length [mm]	Number of microvias on the module
USIF2_SCLK	60.8	3
USIF2_RXD	59.2	3
USIF2_TXD	59.4	3
USIF2_CS	58.7	3



12.3. SDMMC/SDIO

SDIO: SD 3.0, 1x 4bit, speed up to DDR50 (clk 48MHz) / SDR50 (clk 96MHz), only 1.8V supported

SDMMC: SD 3.0, 1x 4bit, default mode 26MHz, including power supply VDD_SD (fixed to 2.9V) and card detect


Note:

In case SDMMC 1.8V support is needed, an external 3.0V voltage regulator should be added (ENABLE pin controlled by VDD_SD line), to supply card VDD pin of the card holder.

PAD	Signal	I/O	descriptions	Type
SD/MMC Card Interface				
AP15	VDD_SD	-	Power supply out for SDMMC card	2.9V
J2	SD_CARD_DET	I	MMC card detect(active low)	CMOS_1.8V
F1	SD_DAT0	I/O	MMC card data 0	CMOS_1.8/3V
H1	SD_DAT1	I/O	MMC card data 1	CMOS_1.8/3V
K1	SD_DAT2	I/O	MMC card data 2	CMOS_1.8/3V
M1	SD_DAT3	O	MMC card data3	CMOS_1.8/3V
E2	SD_CLK	O	MMC card clock	CMOS_1.8/3V
G2	SD_CMD	I/O	MMC card command	CMOS_1.8/3V
SDIO Interface				
L4	SDIO_CLK	I/O	CLK	CMOS 1.8V
P3	SDIO_CMD	I/O	CMD	CMOS 1.8V
P1	SDIO_DAT0	I/O	SD0	CMOS 1.8V
N2	SDIO_DAT1	I/O	SD1	CMOS 1.8V
M3	SDIO_DAT2	I/O	SD2	CMOS 1.8V
N4	SDIO_DAT3	I/O	SD3	CMOS 1.8V



A typical diagram for SDMMC card connection is shown in below figure.



Series resistor R1 place holder is recommended for tuning high speed CLK signal, typ.27 Ohm.


Internal regulator VDD_SD supports dual voltage level 2.9V (default)/1.8V, with current rating max 255 mA.

Maximum decoupling capacitance C1 is up to 5 uF (including the internal 1uF decoupling already present).

In case ESD protection to be applied, use high speed device < 2pF.

Routing guide lines for the display SDMMC/SDIO interface:

The next figure shows a typical signal traject with different sub trajects.



Recommended routing guidelines for the whole SDMMC/SDIO signal traject:

parameter	guideline
Characteristic impedance (stripline / microstrip)	50 ohm single ended 10%(SL) 15%(MS)
Trace spacing (h = dielectric height)	2xh (SL) 3xh (MS)
Total length (module (L1) + carrier(L2))	Min. 12.7 mm / Max. 88.9 mm (MS/SL)
Max. number of vias allowed	4 through-hole vias + 3 microvias
Length matching between DATA/CMD to CLK	Within same layer mismatch : +/- 1.27 mm Total length mismatch: +/- 2.54 mm
Termination resistors (Note: no series resistors implemented on xE922-3GR module side)	Rseries on CLK is 27 ohm +/-10%, and on DAT 39 ohm +/-10%. The series resistor placeholder should be close to module CLK, DATA and CMD lanes. Use of the resistor is to improve signal quality .Based on validation data, resistor can be removed or retained on the board

Actual xE922-3GR module signal trace (L1) implementation:

signal name	module trace length [mm]	Number of microvias on the module
SDIO_CLK	18.81	3
SDIO_CMD	18.40	5
SDIO_DAT0	19.85	3
SDIO_DAT1	18.39	4
SDIO_DAT2	17.65	4
SDIO_DAT3	17.62	4



signal name	module trace length [mm]	Number of microvias on the module
SD_CLK	37.86	4
SD_CMD	37.26	4
SD_DAT0	37.79	4
SD_DAT1	36.54	4
SD_DAT2	35.72	4
SD_DAT3	36.49	4

12.4. ADC

xE922-3GR offers in total three ADC input lines:

PAD	Signal	I/O	descriptions	Type
AM19	ADC_VBATMEAS	I	Battery measurement ADC	Analog
AL18	ADC_IN0	AI	Analog to Digital converter 1 (Batt ID)	Analog
AK19	ADC_IN1	AI	Analog to Digital converter 2 (Batt Temp)	Analog

When the system implements an external battery charger IC circuitry, the above pin description explains the reserved usage in that case. When no charger IC is implemented, ADC_IN0 and _IN1 can be used for general purpose ADC input.

ADC_VBATMEAS still needs to be applied at the main supply pin V_BAT of the module in order to properly boot the system.

ADC_INx properties:

- resolution : 12 bit
- input voltage range : 0V ... 1.2V (for ADC_IN0/1)
- input resistance: minimum 1 MOhm



13. General purpose I/O

The following table gives an overview of the xE922-3GR pins that are ‘suggested’ for general purpose I/O use case:

PAD	Signal	I/O	descriptions	Type	Reset state
AV8	GPIO0_EINT5	I/O	GPIO / External IRQ	CMOS 1.8V	T/PD
AT8	GPIO1_EINT2	I/O	GPIO / External IRQ, Used for SoC USB ID WU from Sleep	CMOS 1.8V	T/PD
AS11	GPIO5_EINT7	I/O	GPIO / USB_FAULT IRQ	CMOS 1.8V	T/PD
G10	GPIO44	I/O	GPIO	CMOS 1.8V	T/PD
E10	GPIO45	I/O	GPIO	CMOS 1.8V	T/PD
A10	GPIO46	I/O	GPIO	CMOS 1.8V	T/PD
H9	GPIO47	I/O	GPIO	CMOS 1.8V	T/PD
F9	GPIO48	I/O	GPIO	CMOS 1.8V	T/PD
B9	GPIO49	I/O	GPIO	CMOS 1.8V	T/PD
G8	GPIO50	I/O	GPIO	CMOS 1.8V	T/PD
E8	GPIO51	I/O	GPIO	CMOS 1.8V	T/PD
A8	GPIO52_EINT15	I/O	GPIO / External IRQ	CMOS 1.8V	T/PD
H17	GPIO53	I/O	GPIO / MIPI Trace Clock	CMOS 1.8V	T/PD
K5	GPIO54_EINT1	I/O	GPIO / External IRQ	CMOS 1.8V	T/PD
G14	GPIO55_EINT15	I/O	GPIO / External IRQ	CMOS 1.8V	T/PD
H7	GPIO56	I/O	GPIO	CMOS 1.8V	T/PD
B11	GPIO57_EINT9	I/O	GPIO / External IRQ	CMOS 1.8V	T/PD
D11	GPIO58_EINT2	I/O	GPIO / External IRQ	CMOS 1.8V	T/PD
E6	GPIO63_EINT8	I/O	GPIO / External IRQ	CMOS 1.8V	T/PD
A6	GPIO64_EINT13	I/O	GPIO / External IRQ	CMOS 1.8V	T/PD
H5	GPIO65	I/O	GPIO	CMOS 1.8V	T/PD
F5	GPIO66_EINT15	I/O	GPIO / External IRQ	CMOS 1.8V	T/PD
B5	GPIO67_EINT0	I/O	GPIO / External IRQ	CMOS 1.8V	T/PD
F3	GPIO72_EINT9	I/O	GPIO / External IRQ	CMOS 1.8V	T/PD
B3	GPIO73_EINT10	I/O	GPIO / External IRQ	CMOS 1.8V	T/PD

As indicated in the table some of these GPIO’s can be configured for external interrupt /wake up (edge, level detect). The optional GPIO’s defined for camera or display control, in case not applied, can also be applied for general use case.



Each SoC pad's characteristics are controlled by a peripheral called PCL (Port Control Logic). In the next page table a 'complete' overview of all PCL muxing options for 'all DBB pins externally available' on the xE922-3GR module LGA pinout is detailed out.

In order to clarify the correspondence between the module's pin naming and chip set supplier documentation naming convention, the DBB SoC BGA ball pin /signal names as well as xE922-3GR LGA pin number / signal names are indicated in different columns.

Yellow color code highlights the xE922-3GR module's intentional target use.

Note:

Please note GPIO2_EINT4 is applicable as "input only" because of internal level shift circuitry to accommodate for 5V VBUS_USB level detect.

Please consult Intel Business Link Support (IBL) for detailed info (like SW user guide) how to program the GPIO configuration/multiplex for your specific application.

Each pad has following characteristics indicated:

Pad pull class: This is the pull-up and pull-down strength of the pad that can be enabled/disabled using PCL registers. There are three pull classes of pads on 1.8V IO domain, A, B, and D (C is not used). A is the strongest (PU=155uA typ, PD=135uA Typ), B is medium (PU=80.8uA typ, PD=64uA typ) and D is the weakest (PU=16.4uA typ, PD=16.2uA typ). Pull-up/pull-down can be enabled through PCL registers but their strength is fixed as indicated in the GPIO spreadsheet, refer to it for each individual pad's pull class.

Drive strength, also referred to as drive/output current for the pad. 2mA, 4mA, 8mA and 12mA are supported and can be selected by PCL register.

Buffer Type: Schmitt Trigger ST or buffer BU. This setting is not selectable through PCL registers. Refer to GPIO spreadsheet for each individual pad's buffer type.

RESET state during RESET (PU or PD): All pads come up in a default state during and after reset until PCL registers are initialized. It is important to note that connection of each GPIO to application circuit requires determination whether application circuit is sensitive to the GPIO being HIGH or LOW at reset, e.g., it might not be desirable to have an RF transmitter enabled by default during power-on reset so the GPIO allocated to its RESET and/or power-down input should be such that it holds the transmitter in "disabled" state at the time of power-on until SW takes control. Refer to GPIO table for each individual pad's default state at reset.

Signal direction during RESET (input or output): Refer to GPIO table for each individual pad's default direction at reset.

Functions multiplexed on each pad: Each pad not associated with dedicated interfaces can have up to 7 alternate functions multiplexed on it in addition to GPIO function. Refer to GPIO table for each individual pad's alternate functions.

Interrupts: the chip set supports sixteen external interrupts (EINT[15:0]) signals that are multiplexed on different pins but can only be used in one location. Not all interrupt signals are available as some are on pins used for dedicated functions.

GPIOs and their different aspects described above can be configured through SW. Please refer to software architecture document for more details.



SSC Pin Name	SSC Pin Name	IO @ Reset	State	voltage	domain	buffer type	DBB pull class	F1	F2	F3	F4	F5	F6	F7	GPIO Index	xE922-3GR Selected Function	Signal Name	xE922-3GR Description
IOBB KEYPAD/IF	IOBB KEYPAD/IF	C00	I	1.8V	1.8V	ST	A	MP1 TRACE DATA0	MP1 TRACE DATA0	MP1 TRACE DATA0	MP1 TRACE DATA0	MP1 TRACE DATA0	MP1 TRACE DATA0	MP1 TRACE DATA0	GPIO_000	INT_5	GPIO_000	GPIO / External IRQ
RP IN1	RP IN1	D20	I	1.8V	1.8V	ST	A	MP1 TRACE DATA1	MP1 TRACE DATA1	MP1 TRACE DATA1	MP1 TRACE DATA1	MP1 TRACE DATA1	MP1 TRACE DATA1	MP1 TRACE DATA1	GPIO_001	INT_2	GPIO_001	External IRQ
RP IN2	RP IN2	C21	I	1.8V	1.8V	ST	A	MP1 TRACE DATA2	MP1 TRACE DATA2	MP1 TRACE DATA2	MP1 TRACE DATA2	MP1 TRACE DATA2	MP1 TRACE DATA2	MP1 TRACE DATA2	GPIO_002	INT_4	GPIO_002	External IRQ
RP OUT0	RP OUT0	D22	O	1.8V	1.8V	ST	A	MP1 TRACE DATA3	MP1 TRACE DATA3	MP1 TRACE DATA3	MP1 TRACE DATA3	MP1 TRACE DATA3	MP1 TRACE DATA3	MP1 TRACE DATA3	GPIO_003	INT_3	GPIO_003	External IRQ
RP OUT1	RP OUT1	E21	O	1.8V	1.8V	ST	A	MP1 TRACE DATA4	MP1 TRACE DATA4	MP1 TRACE DATA4	MP1 TRACE DATA4	MP1 TRACE DATA4	MP1 TRACE DATA4	MP1 TRACE DATA4	GPIO_004	INT_6	GPIO_004	External IRQ
RP OUT2	RP OUT2	E22	O	1.8V	1.8V	ST	A	MP1 TRACE DATA5	MP1 TRACE DATA5	MP1 TRACE DATA5	MP1 TRACE DATA5	MP1 TRACE DATA5	MP1 TRACE DATA5	MP1 TRACE DATA5	GPIO_005	INT_7	GPIO_005	External IRQ
RP IN3	RP IN3	D23	I	1.8V	1.8V	ST	A	MP1 TRACE DATA6	MP1 TRACE DATA6	MP1 TRACE DATA6	MP1 TRACE DATA6	MP1 TRACE DATA6	MP1 TRACE DATA6	MP1 TRACE DATA6	GPIO_006	INT_8	GPIO_006	External IRQ
RP IN4	RP IN4	E23	I	1.8V	1.8V	ST	A	MP1 TRACE DATA7	MP1 TRACE DATA7	MP1 TRACE DATA7	MP1 TRACE DATA7	MP1 TRACE DATA7	MP1 TRACE DATA7	MP1 TRACE DATA7	GPIO_007	INT_9	GPIO_007	External IRQ
RP IN5	RP IN5	C24	I	1.8V	1.8V	ST	A	MP1 TRACE DATA8	MP1 TRACE DATA8	MP1 TRACE DATA8	MP1 TRACE DATA8	MP1 TRACE DATA8	MP1 TRACE DATA8	MP1 TRACE DATA8	GPIO_008	INT_10	GPIO_008	External IRQ
RP IN6	RP IN6	B20	I	1.8V	1.8V	ST	A	MP1 TRACE DATA9	MP1 TRACE DATA9	MP1 TRACE DATA9	MP1 TRACE DATA9	MP1 TRACE DATA9	MP1 TRACE DATA9	MP1 TRACE DATA9	GPIO_009	INT_11	GPIO_009	External IRQ
RP IN7	RP IN7	D17	I	1.8V	1.8V	ST	A	MP1 TRACE DATA10	MP1 TRACE DATA10	MP1 TRACE DATA10	MP1 TRACE DATA10	MP1 TRACE DATA10	MP1 TRACE DATA10	MP1 TRACE DATA10	GPIO_010	INT_12	GPIO_010	External IRQ
IOBB US1F4	IOBB US1F4	G21	I	1.8V	1.8V	ST	A	US1F4_RXD	US1F4_RXD	US1F4_RXD	US1F4_RXD	US1F4_RXD	US1F4_RXD	US1F4_RXD	GPIO_011	INT_13	GPIO_011	UART4 / SPI1 Serial data Input
US1F4_RXD_MSTR	US1F4_RXD_MSTR	G22	I	1.8V	1.8V	ST	A	US1F4_TXD	US1F4_TXD	US1F4_TXD	US1F4_TXD	US1F4_TXD	US1F4_TXD	US1F4_TXD	GPIO_012	INT_14	GPIO_012	UART4 / SPI1 Serial data Output
US1F4_CS0	US1F4_CS0	G51	I	1.8V	1.8V	ST	A	US1F4_CS0	US1F4_CS0	US1F4_CS0	US1F4_CS0	US1F4_CS0	US1F4_CS0	US1F4_CS0	GPIO_013	INT_15	GPIO_013	UART4 / SPI1 Chip Select
US1F4_CS1	US1F4_CS1	G54	I	1.8V	1.8V	ST	A	US1F4_CS1	US1F4_CS1	US1F4_CS1	US1F4_CS1	US1F4_CS1	US1F4_CS1	US1F4_CS1	GPIO_014	INT_16	GPIO_014	UART4 / SPI1 Chip Select
IOBB US1F2	IOBB US1F2	E24	I	1.8V	1.8V	ST	A	US1F2_RXD	US1F2_RXD	US1F2_RXD	US1F2_RXD	US1F2_RXD	US1F2_RXD	US1F2_RXD	GPIO_015	INT_17	GPIO_015	UART7 / SPI2 Serial data Input
US1F2_RXD_MSTR	US1F2_RXD_MSTR	E24	I	1.8V	1.8V	ST	A	US1F2_TXD	US1F2_TXD	US1F2_TXD	US1F2_TXD	US1F2_TXD	US1F2_TXD	US1F2_TXD	GPIO_016	INT_18	GPIO_016	UART7 / SPI2 Serial data Output
US1F2_CS0	US1F2_CS0	A12	I	1.8V	1.8V	ST	A	US1F2_CS0	US1F2_CS0	US1F2_CS0	US1F2_CS0	US1F2_CS0	US1F2_CS0	US1F2_CS0	GPIO_017	INT_19	GPIO_017	UART7 / SPI2 Chip Select
US1F2_CS1	US1F2_CS1	A13	I	1.8V	1.8V	ST	A	US1F2_CS1	US1F2_CS1	US1F2_CS1	US1F2_CS1	US1F2_CS1	US1F2_CS1	US1F2_CS1	GPIO_018	INT_20	GPIO_018	UART7 / SPI2 Chip Select
IOBB NAND	IOBB NAND	U6	O	1.8V	1.8V	ST	A	NAND_ALE	NAND_ALE	NAND_ALE	NAND_ALE	NAND_ALE	NAND_ALE	NAND_ALE	GPIO_019	INT_21	GPIO_019	MIPI Trace Data 1
NAND_B0	NAND_B0	U5	O	1.8V	1.8V	ST	A	NAND_B0	NAND_B0	NAND_B0	NAND_B0	NAND_B0	NAND_B0	NAND_B0	GPIO_020	INT_22	GPIO_020	MIPI Trace Data 2
NAND_B1	NAND_B1	U5	O	1.8V	1.8V	ST	A	NAND_B1	NAND_B1	NAND_B1	NAND_B1	NAND_B1	NAND_B1	NAND_B1	GPIO_021	INT_23	GPIO_021	MIPI Trace Data 3
NAND_B2	NAND_B2	U5	O	1.8V	1.8V	ST	A	NAND_B2	NAND_B2	NAND_B2	NAND_B2	NAND_B2	NAND_B2	NAND_B2	GPIO_022	INT_24	GPIO_022	MIPI Trace Data 4
NAND_B3	NAND_B3	U5	O	1.8V	1.8V	ST	A	NAND_B3	NAND_B3	NAND_B3	NAND_B3	NAND_B3	NAND_B3	NAND_B3	GPIO_023	INT_25	GPIO_023	MIPI Trace Data 5
NAND_B4	NAND_B4	U5	O	1.8V	1.8V	ST	A	NAND_B4	NAND_B4	NAND_B4	NAND_B4	NAND_B4	NAND_B4	NAND_B4	GPIO_024	INT_26	GPIO_024	MIPI Trace Data 6
NAND_B5	NAND_B5	U5	O	1.8V	1.8V	ST	A	NAND_B5	NAND_B5	NAND_B5	NAND_B5	NAND_B5	NAND_B5	NAND_B5	GPIO_025	INT_27	GPIO_025	MIPI Trace Data 7
NAND_B6	NAND_B6	U5	O	1.8V	1.8V	ST	A	NAND_B6	NAND_B6	NAND_B6	NAND_B6	NAND_B6	NAND_B6	NAND_B6	GPIO_026	INT_28	GPIO_026	MIPI Trace Data 8
NAND_B7	NAND_B7	U5	O	1.8V	1.8V	ST	A	NAND_B7	NAND_B7	NAND_B7	NAND_B7	NAND_B7	NAND_B7	NAND_B7	GPIO_027	INT_29	GPIO_027	MIPI Trace Data 9
NAND_B8	NAND_B8	U5	O	1.8V	1.8V	ST	A	NAND_B8	NAND_B8	NAND_B8	NAND_B8	NAND_B8	NAND_B8	NAND_B8	GPIO_028	INT_30	GPIO_028	MIPI Trace Data 10
NAND_B9	NAND_B9	U5	O	1.8V	1.8V	ST	A	NAND_B9	NAND_B9	NAND_B9	NAND_B9	NAND_B9	NAND_B9	NAND_B9	GPIO_029	INT_31	GPIO_029	MIPI Trace Data 11
NAND_B10	NAND_B10	U5	O	1.8V	1.8V	ST	A	NAND_B10	NAND_B10	NAND_B10	NAND_B10	NAND_B10	NAND_B10	NAND_B10	GPIO_030	INT_32	GPIO_030	MIPI Trace Data 12
NAND_B11	NAND_B11	U5	O	1.8V	1.8V	ST	A	NAND_B11	NAND_B11	NAND_B11	NAND_B11	NAND_B11	NAND_B11	NAND_B11	GPIO_031	INT_33	GPIO_031	MIPI Trace Data 13
NAND_B12	NAND_B12	U5	O	1.8V	1.8V	ST	A	NAND_B12	NAND_B12	NAND_B12	NAND_B12	NAND_B12	NAND_B12	NAND_B12	GPIO_032	INT_34	GPIO_032	MIPI Trace Data 14
NAND_B13	NAND_B13	U5	O	1.8V	1.8V	ST	A	NAND_B13	NAND_B13	NAND_B13	NAND_B13	NAND_B13	NAND_B13	NAND_B13	GPIO_033	INT_35	GPIO_033	MIPI Trace Data 15
NAND_B14	NAND_B14	U5	O	1.8V	1.8V	ST	A	NAND_B14	NAND_B14	NAND_B14	NAND_B14	NAND_B14	NAND_B14	NAND_B14	GPIO_034	INT_36	GPIO_034	MIPI Trace Data 16
NAND_B15	NAND_B15	U5	O	1.8V	1.8V	ST	A	NAND_B15	NAND_B15	NAND_B15	NAND_B15	NAND_B15	NAND_B15	NAND_B15	GPIO_035	INT_37	GPIO_035	MIPI Trace Data 17
NAND_B16	NAND_B16	U5	O	1.8V	1.8V	ST	A	NAND_B16	NAND_B16	NAND_B16	NAND_B16	NAND_B16	NAND_B16	NAND_B16	GPIO_036	INT_38	GPIO_036	MIPI Trace Data 18
NAND_B17	NAND_B17	U5	O	1.8V	1.8V	ST	A	NAND_B17	NAND_B17	NAND_B17	NAND_B17	NAND_B17	NAND_B17	NAND_B17	GPIO_037	INT_39	GPIO_037	MIPI Trace Data 19
NAND_B18	NAND_B18	U5	O	1.8V	1.8V	ST	A	NAND_B18	NAND_B18	NAND_B18	NAND_B18	NAND_B18	NAND_B18	NAND_B18	GPIO_038	INT_40	GPIO_038	MIPI Trace Data 20
NAND_B19	NAND_B19	U5	O	1.8V	1.8V	ST	A	NAND_B19	NAND_B19	NAND_B19	NAND_B19	NAND_B19	NAND_B19	NAND_B19	GPIO_039	INT_41	GPIO_039	MIPI Trace Data 21
NAND_B20	NAND_B20	U5	O	1.8V	1.8V	ST	A	NAND_B20	NAND_B20	NAND_B20	NAND_B20	NAND_B20	NAND_B20	NAND_B20	GPIO_040	INT_42	GPIO_040	MIPI Trace Data 22
NAND_B21	NAND_B21	U5	O	1.8V	1.8V	ST	A	NAND_B21	NAND_B21	NAND_B21	NAND_B21	NAND_B21	NAND_B21	NAND_B21	GPIO_041	INT_43	GPIO_041	MIPI Trace Data 23
NAND_B22	NAND_B22	U5	O	1.8V	1.8V	ST	A	NAND_B22	NAND_B22	NAND_B22	NAND_B22	NAND_B22	NAND_B22	NAND_B22	GPIO_042	INT_44	GPIO_042	MIPI Trace Data 24
NAND_B23	NAND_B23	U5	O	1.8V	1.8V	ST	A	NAND_B23	NAND_B23	NAND_B23	NAND_B23	NAND_B23	NAND_B23	NAND_B23	GPIO_043	INT_45	GPIO_043	MIPI Trace Data 25
NAND_B24	NAND_B24	U5	O	1.8V	1.8V	ST	A	NAND_B24	NAND_B24	NAND_B24	NAND_B24	NAND_B24	NAND_B24	NAND_B24	GPIO_044	INT_46	GPIO_044	MIPI Trace Data 26
NAND_B25	NAND_B25	U5	O	1.8V	1.8V	ST	A	NAND_B25	NAND_B25	NAND_B25	NAND_B25	NAND_B25	NAND_B25	NAND_B25	GPIO_045	INT_47	GPIO_045	MIPI Trace Data 27
NAND_B26	NAND_B26	U5	O	1.8V	1.8V	ST	A	NAND_B26	NAND_B26	NAND_B26	NAND_B26	NAND_B26	NAND_B26	NAND_B26	GPIO_046	INT_48	GPIO_046	MIPI Trace Data 28
NAND_B27	NAND_B27	U5	O	1.8V	1.8V	ST	A	NAND_B27	NAND_B27	NAND_B27	NAND_B27	NAND_B27	NAND_B27	NAND_B27	GPIO_047	INT_49	GPIO_047	MIPI Trace Data 29
NAND_B28	NAND_B28	U5	O	1.8V	1.8V	ST	A	NAND_B28	NAND_B28	NAND_B28	NAND_B28	NAND_B28	NAND_B28	NAND_B28	GPIO_048	INT_50	GPIO_048	MIPI Trace Data 30
NAND_B29	NAND_B29	U5	O	1.8V	1.8V	ST	A	NAND_B29	NAND_B29	NAND_B29	NAND_B29	NAND_B29	NAND_B29	NAND_B29	GPIO_049	INT_51	GPIO_049	MIPI Trace Data 31
NAND_B30	NAND_B30	U5	O	1.8V	1.8V	ST	A	NAND_B30	NAND_B30	NAND_B30	NAND_B30	NAND_B30	NAND_B30	NAND_B30	GPIO_050	INT_52	GPIO_050	MIPI Trace Data 32
NAND_B31	NAND_B31	U5	O	1.8V	1.8V	ST	A	NAND_B31	NAND_B31	NAND_B31	NAND_B31	NAND_B31	NAND_B31	NAND_B31	GPIO_051	INT_53	GPIO_051	MIPI Trace Data 33
NAND_B32	NAND_B32	U5	O	1.8V	1.8V	ST	A	NAND_B32	NAND_B32	NAND_B32	NAND_B32	NAND_B32	NAND_B32	NAND_B32	GPIO_052	INT_54	GPIO_052	MIPI Trace Data 34
NAND_B33	NAND_B33	U5	O	1.8V	1.8V	ST	A	NAND_B33	NAND_B33	NAND_B33	NAND_B33	NAND_B33	NAND_B33	NAND_B33	GPIO_053	INT_55	GPIO_053	MIPI Trace Data 35
NAND_B34	NAND_B34	U5	O	1.8V	1.8V	ST	A	NAND_B34	NAND_B34	NAND_B34	NAND_B34	NAND_B34	NAND_B34	NAND_B34	GPIO_054	INT_56	GPIO_054	MIPI Trace Data 36
NAND_B35	NAND_B35	U5	O	1.8V	1.8V	ST	A	NAND_B35	NAND_B35	NAND_B35	NAND_B35	NAND_B35	NAND_B35	NAND_B35	GPIO_055	INT_57	GPIO_055	MIPI Trace Data 37
NAND_B36	NAND_B36	U5	O	1.8V	1.8V	ST	A	NAND_B36	NAND_B36	NAND_B36	NAND_B36	NAND_B36	NAND_B36	NAND_B36	GPIO_056	INT_58	GPIO_056	MIPI Trace Data 38
NAND_B37	NAND_B37	U5	O	1.8V	1.8V	ST	A	NAND_B37	NAND_B37	NAND_B37	NAND_B37	NAND_B37	NAND_B37	NAND_B37	GPIO_057	INT_59	GPIO_057	MIPI Trace Data 39
NAND_B38	NAND_B38	U5	O	1.8V	1.8V	ST	A	NAND_B38	NAND_B38	NAND_B38	NAND_B38	NAND_B38	NAND_B38	NAND_B38	GPIO_058	INT_60	GPIO_058	MIPI Trace Data 40
NAND_B39	NAND_B39	U5	O	1.8V	1.8V	ST	A	NAND_B39	NAND_B39	NAND_B39	NAND_B39	NAND_B39	NAND_B39	NAND_B39	GPIO_059	INT_61	GPIO_059	MIPI Trace Data 41
NAND_B40	NAND_B40	U5	O	1.8V	1.8V	ST	A	NAND_B40	NAND_B40	NAND_B40	NAND_B40	NAND_B40	NAND_B40	NAND_B40	GPIO_060	INT_62	GPIO_060	MIPI Trace Data 42
NAND_B41	NAND_B41	U5	O	1.8V	1.8V	ST	A	NAND_B41	NAND_B41	NAND_B41	NAND_B41	NAND_B41	NAND_B41	NAND_B41	GPIO_061	INT_63	GPIO_061	MIPI Trace Data 43
NAND_B42	NAND_B42	U5	O	1.8V	1.8V	ST	A	NAND_B42	NAND_B42	NAND_B42	NAND_B42	NAND_B42	NAND_B42	NAND_B42	GPIO_062	INT_64	GPIO_062	MIPI Trace Data 44
NAND_B43	NAND_B43	U5	O	1.8V	1.8V	ST	A	NAND_B43	NAND_B43									

14. Debug / flash interfaces

For debugging and/or flashing FW to the xE922-3GR module, several interfaces are available. Please refer to EVB documentation for example of debug connector implementations.

14.1. USB2.0 HS

This interface can be used as image flash download and debug interface (ADB debug interface)

14.2. USIF2

UART configuration, can be used for SW logging UART.

An UART-USB convertor could be attached to connect to PC USB port directly).

By default USIF2 is configured for this logging UART interface, but alternatively USIF1 as well could be used.

14.3. JTAG

PAD	Signal	I/O	descriptions	Type
AT4	JTAG_TDO	O	JTAG	CMOS 1.8V
AN4	JTAG_TDI	I	JTAG	CMOS 1.8V
AR4	JTAG_TMS	I	JTAG	CMOS 1.8V
AV4	JTAG_TCK	O	JTAG	CMOS 1.8V
AW5	JTAG_TRST	O	JTAG	CMOS 1.8V
AW3	JTAG_RTCK	I	JTAG	CMOS 1.8V

14.4. Test pads

For test/debug purpose, the following ‘RFU’ pins are recommended to have test pads attached:

- AB19: SoC RESET_IN (internally driven by PMU AGOLD620)
- AD19: SoC RESET_OUT

In case the application main board, because of place restrictions, cannot foresee in a JTAG connector placeholder, it is recommended to attach at least test pads on:

AT4, AN4, AR4, AV4, AW5, AW3



15. Audio

Note:

The audio interface description below explains all possible audio path routing available by the module's LGA pin map.

Currently the FW does not allow changing the preferred audio path on the fly, it is hard coded.

The default audio configuration is:

- Audio in : analog microphone MICP/N1
- Audio out : analog headphone HP_OUT_R/L


Please consult Intel IBL support for other audio path configuration support.

15.1. Analog

Analog Audio				
AK21	EP_P	AO	Differential Earpiece Positive	Analog
AM21	EP_N	AO	Differential Earpiece Negative	Analog
AG20	MICP1	AI	Earpiece microphone 1 signal input; phase+	Analog
AE20	MICN1	AI	Earpiece microphone 1 signal input; phase-	Analog
AF19	MICP2	AI	Headset microphone 2 signal input; phase+	Analog
AH19	MICN2	AI	Headset microphone 2 signal input; phase-	Analog
AJ18	VMIC_BIAS	AO	Analog Microphone bias	power
AJ20	HP_OUT_R	AO	Headset Right Signal Out	Analog
AL20	HP_OUT_L	AO	Headset Left Signal Out	Analog
AH21	SPKR_LP	AO	Speaker Signal Out Positive	Analog
AF21	SPKR_LN	AO	Speaker Signal Out Negative	Analog



The following figure shows a top level view of the analog Audio frontend (AFE) of xE92-3GR ABB/PMU. The IDI connects the ABB to the Audio DSP/DBB.



Note:

All measurements done like described in AES-17 standard method for digital audio engineering. The values included in the below tables are extracted from to the chipset datasheet.


15.1.1. Analog IN

The audio-in path consists of an input selector, low noise amplifier LNA and following pre-filter with gain control, second order S-D ADC and finally followed by digital decimator filter. It supports both standard GSM (BW 4 kHz) and wideband (BW 8 kHz) speech bands as well as full BW for audio recording (16 kHz and 24 kHz). Overall gain range of the input path goes from -6 dB to +39dB.

As indicated on below block diagram, two mono microphones inputs are available of which one can be selected at the time, either single ended or differential mode.



The following figure shows typical single ended connection concept for electret microphones (AC coupling value for low cut off frequency @ 300Hz):



The MICP/MICN should be routed close together in order to minimize interference noise.

Differential mode can be interesting when feeding the MIC input from a differential pre-amplifier.

Parameters analog microphone:

Parameter	Min	Typ	Max	Unit	condition
BW		20		Hz	Lower limit
	4		20	kHz	Upper limit
DR	72			dB FS CCIR	Gain 0dB, BW 300-8000Hz, input 0.8Vpp diff
THD+N	-55			dB	Ref signal -10 dB FS
Freq response	-1.2		0.5	dB	Ref signal -20 dB FS
Input differential			1.6	Vpp	Gain 0dB, 0 dB FS
R_in		25		kOhm	Differential
C_in		5	10	pF	
PSSR	45	66		dB	Gain 0 dB




Parameters VMIC_BIAS supply:

Parameter	Min	Typ	Max	Unit	condition
VMIC_BIAS		1.9..2.2		V	
I_out			4.0	mA	
Noise			4	uVrms	300-3900Hz
R_load	1			kOhm	
PSSR		75		dB	


15.1.2. Analog OUT

The analog audio-out consists of two DAC's followed by post filter, and finally the output stage. The DAC is preceded by digital interpolation filter of which oversampling ratio depends on respective sampling rate. The following block diagram explains how the output DAC signal sources can be switched to the respective output driver options.



Parameters audio DAC:

Parameter	Min	Typ	Max	Unit	condition
Bit width		16		bit	
BW		20		Hz	Lower limit
	4		20	kHz	Upper limit
Output differential		1.2		Vpp	0 dB FS, gain 0dB



Parameters loudspeaker:

Parameter	Min	Typ	Max	Unit	condition
BW		20		Hz	Lower limit
	4		20	kHz	Upper limit
Freq response	-0.5		0.5	dB	20 dB FS ref ampl @997Hz
DR	73	80		dB FS CCIR	RL=8 ohm, gain 0dB
THD+N	-45	-56		dB	RL=8 ohm, gain 0dB, ref signal -10 dB FS
Pout fundamental wave		700		mW	V_BAT=3.8V,RL= 8 ohm, 10% THD
		1200		mW	V_BAT=5.0V,RL= 8 ohm, 10% THD
R_load		8		ohm	
Efficiency		80		%	V_BAT=3.8V, load 8 ohm, 125pF, 100uH, Pout=100mW
PSSR	80	90		dB	
Gain	0		24	dB	
F_switch classD	0.6	1.2	2.4	MHz	



15.2. Digital

15.2.1. I2S

As mentioned in the USIF part, USIF1 interface pins , on top of SPI or UART, can be configured as audio I2S port as well .The below table shows the multiplex pinout in case configured for I2S interface:

USIF1-I2S pin mapping				
W5	USIF1_RXD	I	I2S1_RX	CMOS 1.8V
Y5	USIF1_TXD	O	I2S1_TX	CMOS 1.8V
S5	USIF1_SCLK	I/O	I2S1_CLK0	CMOS 1.8V
U5	USIF1_CS	O	I2S1_WA0	CMOS 1.8V

15.2.2. Digital microphone

Digital microphone				
AV12	DIG_MIC_CLK	DI	Digital microphone Clock Output	CMOS 1.8V
AN12	DIG_MIC_D1	DI	Digital microphone 1 signal input;	CMOS 1.8V
AT12	DIG_MIC_D2	DI	Digital microphone 2 Clock input;	CMOS 1.8V
AG18	MIC_VDD	AO	MEMC/DIG Microphone Power Supply	power

A stereo MEMS microphone can be connected.

By default DIG_MIC_D1 is sampled at the falling edge of the CLK (configurable).

CLK frequency is minimum 1.96 MHz

Parameters MIC_VDD supply:

Parameter	Min	Typ	Max	Unit	condition
VMIC_BIAS		1.9..2.2		V	
I_out			4.0	mA	
Noise			4	μVrms	300-3900Hz
R_load	1			kOhm	
PSSR		75		dB	



16. Antenna(s)

The antenna connection and board layout design are the most important parts in the full product design and they strongly reflect on the product's overall performance. Read carefully and follow the requirements and the guidelines for a good and proper design.

16.1. GSM/WCDMA Antenna Requirements

The antenna for a Telit xE922-3GR device must fulfill the following requirements:

GSM / WCDMA Antenna Requirements	
Frequency range	Depending on the frequency bands provided by the network operator, and of those, which subset of band set the OEM may support while using the Telit module, the customer must use the most suitable antenna for covering those bands. The bands supported by Telit xE922-3GR module family are given in Section 2.3
Gain	Maximum Gain in 1900 MHz band = 2.5 dBi Maximum Gain in 850 MHz band = -1.54 dBi
Impedance	50 Ohm
Input power	> 33dBm(2 W) peak power in GSM > 24dBm Average power in WCDMA
VSWR absolute max	<= 10:1
VSWR recommended	<= 2:1

When using the Telit xE922-3GR, since there's no antenna connector on the module, the antenna must be connected to the xE922-3GR antenna pad by means of a transmission line implemented on the PCB.

In the case that the antenna is not directly connected to the antenna pad of the xE922-3GR, then a PCB line is required in order to connect with it or with its connector.

This transmission line shall fulfill the following requirements:

Antenna Line on PCB Requirements	
Characteristic Impedance	50Ohm
Max Attenuation	0.3dB
Coupling with other signals shall be avoided	
Cold End (Ground Plane) of antenna shall be equipotential to the xE922-3GR ground pads	

Furthermore if the device is developed for the US and/or Canada market, it must comply with the FCC and/or IC approval requirements:

This device is to be used only for mobile and fixed application. The antenna(s) used for this transmitter must be installed to provide a separation distance of at least 20 cm from all persons and must not be co-located or operating in conjunction with any other antenna or transmitter. End-Users must be provided with transmitter operation conditions for satisfying RF exposure compliance. OEM integrators must ensure that the end user has no manual instructions to



remove or install the xE922-3GR module. Antennas used for this OEM module must not exceed 3dBi gain for mobile and fixed operating configurations.

16.1.1. GSM/WCDMA Antenna – PCB line Guidelines

- Make sure that the transmission line’s characteristic impedance is 50ohm.
- Keep the line on the PCB as short as possible since the antenna line loss should be less than around 0.3dB.
- Line geometry should have uniform characteristics, constant cross section, avoid meanders and abrupt curves.
- Any suitable geometry/structure can be used for implementing the printed transmission line affecting the antenna.
- If a Ground plane is required in the line geometry, that plane must be continuous and sufficiently extended so the geometry can be as similar as possible to the related canonical model.
- Keep, if possible, at least one layer of the PCB used only for the Ground plane; if possible, use this layer as reference Ground plane for the transmission line.
- It is wise to surround (on both sides) the PCB transmission line with Ground. Avoid having other signal traces facing directly the antenna line trace.
- Avoid crossing any un-shielded transmission line footprint with other traces on different layers.
- The Ground surrounding the antenna line on the PCB must be strictly connected to the main Ground plane by means of via-holes (once per 2mm at least) placed close to the ground edges facing the line trace.
- Place EM-noisy devices as far as possible from xE922-3GR antenna line.
- Keep the antenna line far away from the xE922-3GR power supply lines.
- If EM-noisy devices are present on the PCB hosting the xE922-3GR, such as fast switching ICs, take care to shield them with a metal frame cover.
- If EM-noisy devices are not present around the line, using geometries such as Micro strip or Grounded Coplanar Waveguide is preferred since they typically ensure less attenuation compared to a Strip line having the same length.

16.1.2. GSM/WCDMA Antenna – Installation Guidelines

- Install the antenna in a location with access to the network radio signal.
- If the chosen antenna is a style which requires a ground plane, ensure that it is properly attached, both electrically and mechanically, to a ground plane with dimensions and mechanical structure as recommended by the antenna manufacturer
- The antenna must be installed such that it provides a separation distance of at least 20 cm from all persons and must not be co-located or operating in conjunction with any other antenna or transmitter;
- The antenna must not be installed inside metal cases;



In case of an internal antenna configuration, it is important to keep the 50 ohm transmission line (TL) short to limit possible signal degradation between antenna and internal LNA amplifier.

In case of an active external antenna, a bias circuit to feed the antenna integrated LNA is required. An inductor filter is used as RF block. Also a DC-block capacitor is required in order to keep unwanted DC voltage away from the internal RF FE devices.

Care should be taken to minimize stubs on the 50ohm PCB structure because of placement of these additional bias components.

16.3.1. Combined GNSS Antenna

The use of combined RF/GNSS antenna is NOT recommended. This solution could generate extremely poor GNSS reception. In addition, the combination of antennas requires an additional diplexer, which adds significant power losses in the RF path.

16.3.2. Linear and Patch GNSS Antenna

Using linear type of antenna introduces at least 3dB of loss compared to a circularly polarized (CP) antenna. Having a spherical gain response instead of a hemispherical gain response could aggravate the multipath behavior & create poor position accuracy.

16.3.3. Front End Design Considerations

When using the Telit xE922-3GR, since there is no antenna connector on the module, the antenna must be connected to the xE922-3GR through the PCB to the antenna pad.

In the case that the antenna is not directly connected at the antenna pad of the xE922-3GR, then a PCB line is required.

This line of transmission shall fulfill the following requirements:


Antenna Line on PCB Requirements	
Characteristic Impedance	50Ohm
Max Attenuation	0.3dB
Coupling with other signals shall be avoided	
Cold End (Ground Plane) of antenna shall be equipotential to the xE922-3GR ground pads	

Furthermore if the device is developed for the US and/or Canada market, it must comply with the FCC and/or IC requirements.

This device is to be used only for mobile and fixed application.



17.3. Recommended foot print for the application main board



441 pads

transparent top view

Dimensions are in [mm]. In order to easily rework the xE922-3GR it is suggested to consider that the application has a 1.5 mm placement inhibit area around the module.

It is also suggested, as a common rule for an SMT component, to avoid having a mechanical part of the application in direct contact with the module.





NOTE:


In the customer application, the region under ROUTE INHIBIT (see figure above) must be clear from signal. The five horseshoe shapes, indicated in the footprint picture above, are solder resist mask openings in the surrounding GND copper fill. They provide proper GND connection for built-in RF probes on Telit's production test jig socket. It is not intended to replicate these horseshoe shapes as well on the customer's module carrier board implementation, the GND pads surrounding the antenna pads provide solid RF GND.

17.4. Stencil

Stencil's apertures layout can be the same as the recommended footprint (1:1). A suggested thickness of stencil foil is greater than 150 μm.

17.5. PCB Pad Design

Non solder mask defined (NSMD) type is recommended for the solder pads on the PCB.




17.7. Solder Paste

Solder Paste	Lead free
	Sn/Ag/Cu

We recommend using only “no clean” solder paste in order to avoid the cleaning of the modules after assembly.

17.7.1. Solder Reflow

Recommended solder reflow profile is shown below:



18. Packing system

The Telit xE922-3GR module is packaged on trays.

The tray is JEDEC compliant, injection molded antistatic Modified Polyphenylene ether (MPPO). It has good thermal characteristics and can withstand a the standard baking temperature up to 125°C, thereby avoiding handling the modules if baking is required. The trays are rigid, thus providing more mechanical protection against transport stress. Additionally they are re-usable and so environmentally sustainable.

There are 2 (two) antistatic rubber bands that enclose each envelope.


The carton box is rigid, thus offering mechanical protection. The carton box has one flap across the whole top surface. It is sealed with tape along the edges of the box.

Tray		in each tray	inside each envelope	inside each carton box		
Modules/tray	Description	modules/tray	trays/envelope	modules/envelope	envelopes/carton box	modules/box
xE922-3GR packaging	JEDEC Tray	24	5+ 1 empty	120	4	480


	Qty
Minimum Order Quantity (MOQ)	120
Standard Packing Quantity (SPQ)	480

Each tray contains 24 pieces as shown in the following picture:





18.1. Tray Drawing



19. Safety Recommendations

READ CAREFULLY

Be sure that the use of this product is allowed in your country and in the environment required. The use of this product may be dangerous and must be avoided in the following areas:

- Where it can interfere with other electronic devices in environments such as hospitals, airports, aircrafts, etc.
- Where there is risk of explosion such as gasoline stations, oil refineries, etc.

It is the responsibility of the user to enforce the country regulations and the specific environment regulations.

Do not disassemble the product; any mark of tampering will compromise the warranty validity.

We recommend following the instructions of the hardware user guides for correct wiring of the product. The product must be supplied with a stabilized voltage source and the wiring conform to the security and fire prevention regulations.

The product must be handled with care, avoiding any contact with the pins because electrostatic discharges may damage the product itself. The same caution must be taken for the SIM, checking carefully the instructions for its use. Do not insert or remove the SIM when the product is in power saving mode.

The system integrator is responsible for the functioning of the final product; therefore, care must be taken of the external components of the module, as well as of any project or installation issue, because of the risk of disturbing the GSM network or external devices or having any impact on safety. Should there be any doubt, please refer to the technical documentation and the regulations in force.

Every module must be equipped with a proper antenna with the specified characteristics. The antenna must be installed with care in order to avoid any interference with other electronic devices and must be installed with the guarantee of a minimum 20 cm distance from a human body. In case this requirement cannot be satisfied, the system integrator must assess the final product against the SAR regulation.

The European Community provides some Directives for electronic equipment introduced on the market. All the relevant information is available on the European Community website:

<http://europa.eu.int/comm/enterprise/rtte/dir99-5.htm>

The text of the Directive 99/05 regarding telecommunication equipment is available, while the applicable Directives (Low Voltage and EMC) are available at:

<http://europa.eu.int/comm/enterprise/rtte/dir99-5.htm>

The equipment is intended to be installed in restricted area locations.

The equipment must be supplied by an external limited power source in compliance with the clause 2.5 of the standard IEC 60950-1.

Ambient working temperature for the temperature test of the standard EN 60950-1: +50 °C



Cet appareil est conforme aux limites d'exposition aux rayonnements de la IC pour un environnement non contrôlé. L'antenne doit être installée de façon à garder une distance minimale de 20 centimètres entre la source de rayonnements et votre corps. Gain de l'antenne doit être ci-dessous:

Bande de fréquence	Type d'antenne	Gain de l'antenne
850 MHz band	N/A	4.37 dBi
1900 MHz band	N/A	2.11 dBi
2.4 GHz band	Antenne dipole demi-onde	2.3 dBi

L'émetteur ne doit pas être colocalisé ni fonctionner conjointement avec à autre antenne ou autre émetteur.

20.1.4. FCC Class B digital device notice

This equipment has been tested and found to comply with the limits for a Class B digital device, pursuant to part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference in a residential installation. This equipment generates, uses and can radiate radio frequency energy and, if not installed and used in accordance with the instructions, may cause harmful interference to radio communications. However, there is no guarantee that interference will not occur in a particular installation. If this equipment does cause harmful interference to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one or more of the following measures:

- Reorient or relocate the receiving antenna.
- Increase the separation between the equipment and receiver.
- Connect the equipment into an outlet on a circuit different from that to which the receiver is connected.
- Consult the dealer or an experienced radio/TV technician for help.

20.1.5. Labelling Requirements for the Host device

The host device shall be properly labelled to identify the modules within the host device. The certification label of the module shall be clearly visible at all times when installed in the host device, otherwise the host device must be labelled to display the FCC ID and IC of the module, preceded by the words "Contains transmitter module", or the word "Contains", or similar wording expressing the same meaning, as follows:

Contains FCC ID: RI7HE9223GR
 Contains IC: 5131A-HE9223GR

L'appareil hôte doit être étiqueté comme il faut pour permettre l'identification des modules qui s'y trouvent. L'étiquette de certification du module donné doit être posée sur l'appareil hôte à un endroit bien en vue en tout temps. En l'absence d'étiquette, l'appareil hôte doit porter une étiquette donnant le



Maltese	Hawnhekk, "Telit Communications S.P.A.", jiddikjara li dan "xE922-3GR module" jikkonforma mal-htigijiet essenzjali u ma provvedimenti oħrajn relevanti li hemm fid-Dirrettiva 2014/53/EU.
Norwegian	"Telit Communications S.P.A." erklærer herved at utstyret "xE922-3GR module" er i samsvar med de grunnleggende krav og øvrige relevante krav i direktiv 2014/53/EF.
Polish	Niniejszym "Telit Communications S.P.A." oświadcza, że "xE922-3GR module" jest zgodny z zasadniczymi wymogami oraz pozostałymi stosownymi postanowieniami Dyrektywy 2014/53/EU
Portuguese	"Telit Communications S.P.A." declara que este "xE922-3GR module" está conforme com os requisitos essenciais e outras disposições da Directiva 2014/53/CE.
Slovak	"Telit Communications S.P.A." týmto vyhlasuje, že "OM12030/X00" (*) spĺňa základné požiadavky a všetky príslušné ustanovenia Smernice 2014/53/ES.
Slovenian	"Telit Communications S.P.A." izjavlja, da je ta "xE922-3GR module" v skladu z bistvenimi zahtevami in ostalimi relevantnimi določili direktive 2014/53/ES.
Spanish	Por medio de la presente "Telit Communications S.P.A." declara que "xE922-3GR module" cumple con los requisitos esenciales y cualesquiera otras disposiciones aplicables o exigibles de la Directiva 2014/53/CE.
Swedish	Härmed intygar "Telit Communications S.P.A." att denna "xE922-3GR module" står i överensstämmelse med de väsentliga egenskapskrav och övriga relevanta bestämmelser som framgår av direktiv 2014/53/EG.

In order to satisfy the essential requirements of R&TTE Directive (2014/53/EU), the product is compliant with the following standards:

Electrical Safety (Art. 3(1)(a)):	EN 60950-1:2006 + A11:2009 + A1:2010 + A12:2011 + AC:2011 + A2:2013
EMF Exposure (Art. 3(1)(a)):	EN 62311:2008
EMC (Art. 3(1)(b)):	EN 301 489-1 V1.9.2 EN 301 489-3 V1.6.1 EN 301 489-7 V1.3.1 EN 301 489-17 V2.2.1 EN 301 489-24 V1.5.1
Radio Spectrum Use (Art. 3(2)):	EN 301 511 V12.1.1 EN 301 908-1 V7.1.1 EN 301 908-02 V6.2.1 ETSI EN 300 440-1 V1.6.1 ETSI EN 300 440-2 V1.4.1 ETSI EN 300 328 V1.9.1

The conformity assessment procedure referred to in Article 10 and detailed in Annex IV of Directive 2014/53/EU has been followed with the involvement of the following Notified Body:

AT4 wireless, S.A.
 Parque Tecnológico de Andalucía
 C/ Severo Ochoa 2
 29590 Campanillas – Málaga
 SPAIN
 Notified Body No: 1909

Thus, the following marking is included in the product:



21. Document History

Revision	Date	Changes
0.1	2016-05-18	Draft
0.2	2016-06-03	
0.3	2016-06-10	
0.4	2016-07-19	
0.5	2016-08-17	
0.6	2016-09-29	Added typical power consumption table
0.7	2016-10-26	Update pwr consumption
0.8	2017-01-05	Update 60950 safety remarks Add Conformity Assessment Issues chapter Update on LGA pin AN8
0.9	2017-04-07	GNSS sensitivity update Added remark in 5.2.1.1 and 5.2.1.2 Added paragraph 2.9
1	2017-07-25	Update RED certification
2	2017-09-14	Few corrections on pin table3.1: I/O signal directions
3	2017-09-29	Correction for typo in remark 5.2.1.2

