

# HE863-Family Digital Voice Interface Application Note

80000NT10063A Rev.2 – 2012-02-10



## APPLICABILITY TABLE

PRODUCT
HE863-EUR
HE863-EUG
HE863-NAR
HE863-NAG
HE863-AUG





## Contents

APPLICABILITY TABLE .....	2
<b>1. Introduction .....</b>	<b>6</b>
1.1. Scope .....	6
1.2. Audience.....	6
1.3. Contact Information, Support.....	6
1.4. Document Organization .....	7
1.5. Text Conventions.....	7
1.6. Related Documents.....	8
1.7. Document History .....	8
<b>2. Generality .....</b>	<b>9</b>
2.1. I2S Overview.....	9
2.2. DVI description.....	10
2.2.1. Features summary .....	10
2.3. Hint on PCM .....	11
2.4. Signals.....	11
2.4.1. Electrical Characteristics.....	12
2.5. Mode of operation.....	12
2.6. Master mode Clock frequency .....	13
2.7. Timing characteristics.....	13
2.7.1. Master Mode .....	14
2.7.2. Slave Mode.....	15
<b>3. AT Commands.....</b>	<b>16</b>
<b>4. Modules Pin-out.....</b>	<b>18</b>
4.1. HE863 Family .....	18
4.1.1. HE863 .....	18
4.1.1.1. DVI Port1 pin-out.....	18
<b>5. DVI pin positions on EVK adapters.....</b>	<b>19</b>
5.1. HE863 Family .....	19
5.1.1. HE863 EVK .....	19









## 1.6. Related Documents

- HE863-Family Software User Guide, 1w0300893
- HE863 Family Hardware User Guide, 1w0300891
- HE863-Family AT commands Reference Guide, 80377ST10083a
- Telit Digital Voice Interface Application Note, 80000NT10004a

## 1.7. Document History

Revision	Date	Changes
Rev.0	01/05/2011	First release
Rev.1	02/05/2011	Deleted AT CMD
Rev.2	10/02/2012	Added CLK period of Slave mode







The I2S bus carries two channels (left and right) 8 bit long, which are typically used to carry stereo audio data streams. The data alternates between left and right channels, as controlled by the word select signal driven by the bus master.

The Word Alignment signal [WA] is sent one clock before the useful data.

The I2S Bus uses standard TTL logic levels.

## 2.2. DVI description

The Digital Voice Interface is an I2S Audio Interface that works in PCM at 8 KHz Mono voice data.

It provides a bidirectional, synchronous, serial interface to off-chip audio devices.

The Telit Modules support the Digital Voice Interface (from here onwards DVI), which can be used to transfer digital audio data to and from the module itself.

In the rest of this document we will refer to it as DVI port.



**WARNING:** the Telit Modules can have one or two DVI ports, but only one can be active at the time. The choice between these two ports depends by the configuration of the alternate function of the interface pins on the customer applications.

Please refer to the pin-out section (or to User Guide of the module that you are using) for the available DVI ports.



**WARNING:** The DVI can be configured either as MASTER (clock output) or SLAVE (clock input), SLAVE mode being allowed only on DVI#1 port.

The DVI Volume is controlled by the same AT command as for the analog interface: for more information refer to the AT Commands Reference Guide for the Telit modules.

The Echo canceller feature is active both for DVI and for the analog audio.

### 2.2.1. Features summary

Used mode .....PCM mono voice data  
 Data valid.....on falling edge of clock transition  
 Operations mode..... Master and Slave  
 Transmission.....bi-directional (independent receiver and transmitter)  
 Sampling rate..... 8 kHz  
 Mode supported..... burst and continuous transmission










### 2.7.1. Master Mode

Parameter	Symbol	Limit Values			Unit
		Min	typ	Max	
CLK clock period	$t_{I2Sbm1}$	-	$T=7,35^1$	-	$\mu\text{s}$
CLK high time	$t_{I2Sbm2}$	$T/2-20$	$T/2$		$\mu\text{s}$
CLK low time	$t_{I2Sbm3}$	$T/2-20$	$T/2$		$\mu\text{s}$
TX invalid before CLK high end (before shifting edge of CLK)	$t_{I2Sbm4}$	-	-	24	ns
TX valid before CLK low begin (after shifting edge of CLK)	$t_{I2Sbm5}$	-	-	31.2	ns
RX setup time before CLK low end (before latching edge of CLK)	$t_{I2Sbm6}$	59.6	-	-	ns
RX hold time after CLK high begin (after latching edge of CLK)	$t_{I2Sbm7}$	10	-	-	ns




i2s\_normal\_master.vsd

<sup>1</sup> In MASTER mode the DVI provides CLK (136KHz) and WA (8KHz) signals.



### 2.7.2. Slave Mode

Parameter	Symbol	Limit Values			Unit
		Min	typ	Max	
CLK clock period	$t_{12Sbm1}$	T=7,35	- <sup>2</sup>	T=3.846	$\mu$ s
CLK high time	$t_{12Sbm2}$	120	-	-	ns
CLK low time	$t_{12Sbm3}$	120	-	-	ns
TX invalid before CLK falling	$t_{12Sbm4}$	-	-	12	ns
TX (continued) valid after CLK falling edge	$t_{12Sbm5}$	-	-	78.8	ns
RX setup time before CLK rising edge (before latching edge of CLK)	$t_{12Sbm6}$	21.6	-	-	ns
RX hold time after CLK rising edge (after latching edge of CLK)	$t_{12Sbm7}$	24	-	-	ns



i2s\_normal\_slave.vsd



### 3. AT Commands

The following table shows the *AT commands* which activate and control all *DVI* functions.

#DVI - Digital Voice band Interface	
AT#DVI=<mode> [,<dviport>, <clockmode>]	Set command enables/disables the Digital Voice band Interface.  Parameters: <mode> - enables/disables the DVI. 0 - disable DVI; audio is forwarded to the analog line; DVI pins can be used for other purposes, like GPIO, etc. (factory default) 1 - enable DVI; audio is forwarded to the DVI block <dviport> 2 - DVI port 2 will be used (factory default) <clockmode> 0 - DVI slave 1 - DVI master (factory default)  NOTE: #DVI parameters are saved in the extended profile.
AT#DVI?	Read command reports last setting, in the format:  #DVI: <mode>,<dviport>,<clockmode>
AT#DVI=?	Test command reports the range of supported values for parameters <mode>,<dviport> and <clockmode>
Example	AT#DVI=1,2,1 OK  <i>DVI activated for audio. DVI is configured as master providing on DVI Port #2</i>







## 4. Modules Pin-out

In the following paragraphs you can find the cross list between the *DVI* signals and their physical positions on the Telit modules.

### 4.1. HE863 Family

#### 4.1.1. HE863

Due to physical interface restrictions, the HE863 Modules family has only the *DVI# 1* port available on the system interface.

The connections to the application are made through the BGA system.

##### 4.1.1.1. DVI Port1 pin-out

DVI Function	Module Function	Ball
PCM_CLK	I2S2-CLK0	M6
PCM_SYNC	I2S2-WAO	M7
PCM_RX	I2S2-RX	M8
PCM_TX	I2S2-TX	M9








## 7. Interfacing an external codec

Here we described a possible application of the DVI: the audio signals are sent to and received from of an external Codec, the MAX9853<sup>®</sup> from MAXIM.

This device is a stereo audio codec with two digital interfaces, supporting various audio formats and has the voice mode compatible with the module's DVI.

The figure below shows the typical block level schematic.



This application has been realized with the module configured as Master, at 136 KHz clock rate, enabling the #1 serial digital interface of the codec, set as Slave in 8 KHz voice mode.

As power supply to the analog (AVdd) and digital (DVdd) part of the codec could be used the external voltages, while the positive supply for the speakers (PVdd) could be the *VBatt*.





