

HE910 Family Digital Voice Interface Application Note

80000NT10050A Rev. 1 - 2012-02-16





APPLICABILITY TABLE

NOTICE: the features covered by the present document are supported by the products having a software version equal or greater than the version showed on the following tables. The **software version** is indicated by the digits in bold style.

HE910 Family	Platform Version	Hardware User Guide Refer to chapter 1.6	
HE910-xx	12. 00 .xx 1	[1]	



Page 2 of 32



SPECIFICATIONS SUBJECT TO CHANGE WITHOUT NOTICE

Notice

While reasonable efforts have been made to assure the accuracy of this document, Telit assumes no liability resulting from any inaccuracies or omissions in this document, or from use of the information obtained herein. The information in this document has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies or omissions. Telit reserves the right to make changes to any products described herein and reserves the right to revise this document and to make changes from time to time in content hereof with no obligation to notify any person of revisions or changes. Telit does not assume any liability arising out of the application or use of any product, software, or circuit described herein; neither does it convey license under its patent rights or the rights of others.

It is possible that this publication may contain references to, or information about Telit products (machines and programs), programming, or services that are not announced in your country. Such references or information must not be construed to mean that Telit intends to announce such Telit products, programming, or services in your country.

Copyrights

This instruction manual and the Telit products described in this instruction manual may be, include or describe copyrighted Telit material, such as computer programs stored in semiconductor memories or other media. Laws in the Italy and other countries preserve for Telit and its licensors certain exclusive rights for copyrighted material, including the exclusive right to copy, reproduce in any form, distribute and make derivative works of the copyrighted material. Accordingly, any copyrighted material of Telit and its licensors contained herein or in the Telit products described in this instruction manual may not be copied, reproduced, distributed, merged or modified in any manner without the express written permission of Telit. Furthermore, the purchase of Telit products shall not be deemed to grant either directly or by implication, estoppel, or otherwise, any license under the copyrights, patents or patent applications of Telit, as arises by operation of law in the sale of a product.

Computer Software Copyrights

The Telit and 3rd Party supplied Software (SW) products described in this instruction manual may include copyrighted Telit and other 3rd Party supplied computer programs stored in semiconductor memories or other media. Laws in the Italy and other countries preserve for Telit and other 3rd Party supplied SW certain exclusive rights for copyrighted computer programs, including the exclusive right to copy or reproduce in any form the copyrighted computer program. Accordingly, any copyrighted Telit or other 3rd Party supplied SW computer programs contained in the Telit products described in this instruction manual may not be copied (reverse engineered) or reproduced in any manner without the express written permission of Telit or the 3rd Party SW supplier. Furthermore, the purchase of Telit products shall not be deemed to grant either directly or by implication, estoppel, or otherwise, any license under the copyrights, patents or patent applications of Telit or other 3rd Party supplied SW, except for the normal non-exclusive, royalty free license to use that arises by operation of law in the sale of a product.



Page 3 of 32



Usage and Disclosure Restrictions

License Agreements

The software described in this document is the property of Telit and its licensors. It is furnished by express license agreement only and may be used only in accordance with the terms of such an agreement.

Copyrighted Materials

Software and documentation are copyrighted materials. Making unauthorized copies is prohibited by law. No part of the software or documentation may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language or computer language, in any form or by any means, without prior written permission of Telit

High Risk Materials

Components, units, or third-party products used in the product described herein are NOT fault-tolerant and are NOT designed, manufactured, or intended for use as on-line control equipment in the following hazardous environments requiring fail-safe controls: the operation of Nuclear Facilities, Aircraft Navigation or Aircraft Communication Systems, Air Traffic Control, Life Support, or Weapons Systems (High Risk Activities"). Telit and its supplier(s) specifically disclaim any expressed or implied warranty of fitness for such High Risk Activities.

Trademarks

TELIT and the Stylized T Logo are registered in Trademark Office. All other product or service names are the property of their respective owners.

Copyright © Telit Communications S.p.A. 2011, 2012



Page 4 of 32



Contents

1.1. Scope 7 1.2. Audience. 7 1.3. Contact Information, Support 7 1.4. Document Organization 8 1.5. Text Conventions 8 1.6. Related Documents 8 1.7. Document History 8 1.8. Abbreviations and Acronyms 9 2. Digital Voice Interface Use 10 2.1. DVI Introduction 11 2.1.1. DVI Configurations 12 3. Application Examples 13 3.1. Normal Mode (l ² S) 14 3.1.1. Module is Master 14 3.1.2. Module is Slave 18 3.2. Burst Mode (PCM) 21 3.2.1. Module is Slave 23 4. Annex 26 4.1. I ² S Overview 26 4.2. DVI Timings 28 4.2.1. Normal Master Mode 28 4.2.2. Normal Slave Mode 29 4.2.3. PCM Master Mode	1. Introduction	7
1.2. Audience	1.1. Scope	7
1.3. Contact Information, Support 7 1.4. Document Organization 8 1.5. Text Conventions 8 1.6. Related Documents 8 1.7. Document History 8 1.8. Abbreviations and Acronyms 9 2. Digital Voice Interface Use 10 2.1. DVI Introduction 11 2.1.1. DVI Configurations 12 3. Application Examples 13 3.1. Normal Mode (I ² S) 14 3.1.1. Module is Master 14 3.1.2. Module is Slave 18 3.2. Burst Mode (PCM) 21 3.2.1. Module is Slave 26 4.1. I ² S Overview 26 4.2. DVI Timings 28 4.2.1. Normal Master Mode 28 4.2.2. Normal Slave Mode 29 4.2.3. PCM Master Mode 20 4.2.4. PCM Slave Mode 30 4.2.4. PCM Slave Mode 31	1.2. Audience	7
1.4. Document Organization 8 1.5. Text Conventions 8 1.6. Related Documents 8 1.7. Document History 8 1.8. Abbreviations and Acronyms 9 2. Digital Voice Interface Use 10 2.1. DVI Introduction 11 2.1.1. DVI Configurations 12 3. Application Examples 13 3.1. Normal Mode [l ² S] 14 3.1.1. Module is Master 14 3.1.2. Module is Slave 18 3.2. Burst Mode (PCM) 21 3.2.1. Module is Master 21 3.2.2. Module is Slave 23 4. Annex 26 4.1. I ² S Overview 26 4.2. DVI Timings 28 4.2.1. Normal Master Mode 28 4.2.2. Normal Slave Mode 29 4.2.3. PCM Master Mode 30 4.2.4. PCM Slave Mode 31	1.3. Contact Information, Support	7
1.5. Text Conventions	1.4. Document Organization	8
1.6. Related Documents 8 1.7. Document History 8 1.8. Abbreviations and Acronyms 9 2. Digital Voice Interface Use 10 2.1. DVI Introduction 11 2.1.1. DVI Configurations 12 3. Application Examples 13 3.1. Normal Mode (I ² S) 14 3.1.1. Module is Master 14 3.1.2. Module is Slave 18 3.2.2. Burst Mode (PCM) 21 3.2.1. Module is Master 21 3.2.2. Module is Slave 23 4. Annex 26 4.1. I ² S Overview 26 4.2. DVI Timings 28 4.2.1. Normal Master Mode 28 4.2.2. Normal Slave Mode 29 4.2.3. PCM Master Mode 30 4.2.4. PCM Slave Mode 31	1.5. Text Conventions	8
1.7. Document History 8 1.8. Abbreviations and Acronyms 9 2. Digital Voice Interface Use 10 2.1. DVI Introduction 11 2.1.1. DVI Configurations 12 3. Application Examples 13 3.1. Normal Mode (I²S) 14 3.1.1. Module is Master 14 3.1.2. Module is Slave 18 3.2. Burst Mode (PCM) 21 3.2.1. Module is Master 21 3.2.2. Module is Slave 23 4. Annex 26 4.1. I²S Overview 26 4.2. DVI Timings 28 4.2.1. Normal Master Mode 28 4.2.2. Normal Slave Mode 29 4.2.3. PCM Master Mode 30 4.2.4. PCM Slave Mode 31	1.6. Related Documents	
1.8. Abbreviations and Acronyms 9 2. Digital Voice Interface Use 10 2.1. DVI Introduction 11 2.1.1. DVI Configurations 12 3. Application Examples 13 3.1. Normal Mode [I ² S] 14 3.1.1. Module is Master 14 3.1.2. Module is Slave 18 3.2. Burst Mode (PCM) 21 3.2.1. Module is Master 21 3.2.2. Module is Slave 23 4. Annex 26 4.1. I ² S Overview. 26 4.2.1. Normal Master Mode 28 4.2.2. Normal Slave Mode 29 4.2.3. PCM Master Mode 30 4.2.4. PCM Slave Mode 31	1.7. Document History	
2. Digital Voice Interface Use 10 2.1. DVI Introduction 11 2.1.1. DVI Configurations 12 3. Application Examples 13 3.1. Normal Mode (I ² S) 14 3.1.1. Module is Master 14 3.1.2. Module is Slave 18 3.2. Burst Mode (PCM) 21 3.2.1. Module is Master 21 3.2.2. Module is Slave 23 4. Annex 26 4.1. I ² S Overview 26 4.2. DVI Timings 28 4.2.1. Normal Slave Mode 29 4.2.3. PCM Master Mode 30 4.2.4. PCM Slave Mode 31	1.8. Abbreviations and Acronyms	9
2.1. DVI Introduction 11 2.1.1. DVI Configurations 12 3. Application Examples 13 3.1. Normal Mode (I ² S) 14 3.1.1. Module is Master 14 3.1.2. Module is Slave 18 3.2. Burst Mode (PCM) 21 21 3.2.1. Module is Master 21 3.2.2. Module is Slave 23 4. Annex 26 4.1. I ² S Overview 4.2.1. Normal Master Mode 28 4.2.2. Normal Slave Mode 29 4.2.3. PCM Master Mode 30 4.2.4. PCM Slave Mode 31	2. Digital Voice Interface Use	10
2.1.1. DVI Configurations. 12 3. Application Examples. 13 3.1. Normal Mode [I ² S] 14 3.1.1. Module is Master 14 3.1.2. Module is Slave. 18 3.2.3.1. Module is Slave. 18 3.2.4. Module is Master 21 3.2.5. Module is Master 21 3.2.6. Module is Slave. 23 4. Annex 26 4.1. I ² S Overview. 26 4.2. DVI Timings 28 4.2.1. Normal Master Mode 28 4.2.2. Normal Slave Mode 29 4.2.3. PCM Master Mode 30 4.2.4. PCM Slave Mode 31	2.1. DVI Introduction	11
3. Application Examples 13 3.1. Normal Mode [I ² S] 14 3.1.1. Module is Master 14 3.1.2. Module is Slave 18 3.2. Burst Mode (PCM) 21 3.2.1. Module is Master 21 3.2.2. Module is Slave 23 4. Annex 26 4.1. I ² S Overview 26 4.2. DVI Timings 28 4.2.1. Normal Master Mode 28 4.2.2. Normal Slave Mode 29 4.2.3. PCM Master Mode 30 4.2.4. PCM Slave Mode 31	2.1.1. DVI Configurations	12
3.1. Normal Mode (I²S) 14 3.1.1. Module is Master 14 3.1.2. Module is Slave 18 3.2. Burst Mode (PCM) 21 3.2.1. Module is Master 21 3.2.2. Module is Slave 23 4. Annex 26 4.1. I²S Overview 26 4.2. DVI Timings 28 4.2.1. Normal Master Mode 28 4.2.2. Normal Slave Mode 29 4.2.3. PCM Master Mode 30 4.2.4. PCM Slave Mode 31	3. Application Examples	13
3.1.1. Module is Master 14 3.1.2. Module is Slave 18 3.2. Burst Mode (PCM) 21 3.2.1. Module is Master 21 3.2.2. Module is Slave 23 4. Annex 26 4.1. I ² S Overview 26 4.2. DVI Timings 28 4.2.1. Normal Master Mode 29 4.2.3. PCM Master Mode 30 4.2.4. PCM Slave Mode 31	3.1. Normal Mode (I ² S)	14
3.1.2. Module is Slave	3.1.1. Module is Master	14
3.2. Burst Mode (PCM) 21 3.2.1. Module is Master 21 3.2.2. Module is Slave 23 4. Annex 26 4.1. I ² S Overview 26 4.2. DVI Timings 28 4.2.1. Normal Master Mode 28 4.2.2. Normal Slave Mode 29 4.2.3. PCM Master Mode 30 4.2.4. PCM Slave Mode 31	3.1.2. Module is Slave	
3.2.1. Module is Master 21 3.2.2. Module is Slave 23 4. Annex 26 4.1. I²S Overview 26 4.2. DVI Timings 28 4.2.1. Normal Master Mode 28 4.2.2. Normal Slave Mode 29 4.2.3. PCM Master Mode 30 4.2.4. PCM Slave Mode 31	3.2. Burst Mode (PCM)	21
3.2.2. Module is Slave	3.2.1. Module is Master	21
4. Annex 26 4.1. I ² S Overview. 26 4.2. DVI Timings 28 4.2.1. Normal Master Mode 28 4.2.2. Normal Slave Mode 29 4.2.3. PCM Master Mode 30 4.2.4. PCM Slave Mode 31	3.2.2. Module is Slave	23
4.1. I ² S Overview	4. Annex	26
4.2. DVI Timings 28 4.2.1. Normal Master Mode 28 4.2.2. Normal Slave Mode 29 4.2.3. PCM Master Mode 30 4.2.4. PCM Slave Mode 31	4.1. I ² S Overview	
4.2.1. Normal Master Mode 28 4.2.2. Normal Slave Mode 29 4.2.3. PCM Master Mode 30 4.2.4. PCM Slave Mode 31	4.2. DVI Timings	
4.2.2. Normal Slave Mode 29 4.2.3. PCM Master Mode 30 4.2.4. PCM Slave Mode 31	4.2.1. Normal Master Mode	
4.2.3. PCM Master Mode	4.2.2. Normal Slave Mode	29
4.2.4. PCM Slave Mode	4.2.3. PCM Master Mode	30
	4.2.6 PCM Slave Mode	21
4.3 Schematic 32	4.3 Schematic	



Page 5 of 32



Figures

fig. 1: Example of Digital Voice Interface Use	
fig. 2: Master and Slave configurations	11
fig. 3: Telit Module/Codec Connections	13
fig. 4: Timing Diagram of I ² S Audio Format	14
fig. 5: Timing Diagram of Module in Master configuration/Normal mode	17
fig. 6: Timing Diagram of Module in Slave configuration/Normal mode	
fig. 7: Timing Diagram of PCM Audio Format (Burst mode) /Mono Mode	
fig. 8: Timing diagram of PCM Audio Format (Burst mode) /Mono Mode	
fig. 9: Timing Diagram of Module in Slave configuration/Burst mode	
fig. 10: Simple I ² S bus configurations	
fig. 11: Schematic for Reference Design	

Tables

Tab. 1: DVI Signals	
Tab. 2: DVI configuration via AT#DVI command	
Tab. 3: DVI configuration via AT#DVIEXT command (con't)	
Tab. 4: DVI configuration via AT#DVIEXT command	
Tab. 5: Bit Clock frequencies	15
Tab. 6: Bit Clock frequency in burst mode	21





1. Introduction

The present document provides the reader with a guideline concerning the use of the Digital Voice Interface developed on the Modules of the HE910 family. The document deals with the Digital Voice Interface configurations and its audio formats. To describe them some examples will be showed with the relating timing figures.

1.1. Scope

This Application Note covers the configurations of the Digital Voice Interface, e.g.: the selections of the voice sampling frequency, the bit number of the voice sample, the audio formats, etc. In addition, the document shows the configuration of a popular Audio Codec connected to the Module. These activities are accomplished via l^2S and I²C buses; the hardware characteristics of the two buses are beyond the scope of the document.

1.2. Audience

The document is intended for those users that need to develop applications dealing with signal voice in digital format.

1.3. **Contact Information, Support**

For general contact, technical support, to report documentation errors and to order manuals, contact Telit Technical Support Center (TTSC) at:

TS-EMEA@telit.com TS-NORTHAMERICA@telit.com TS-LATINAMERICA@telit.com TS-APAC@telit.com

Alternatively, use:

http://www.telit.com/en/products/technical-support-center/contact.php

For detailed information about where you can buy the Telit Modules or for recommendations on accessories and components visit:

http://www.telit.com

To register for product news and announcements or for product questions contact Telit Technical Support Center (TTSC).

Our aim is to make this guide as helpful as possible. Keep us informed of your comments and suggestions for improvements.

Telit appreciates feedback from the users of our information.



Reproduction forbidden without written authorization from Telit Communications S.p.A. - All Rights Reserved.



1.4. Document Organization

This document contains the following chapters addressing the listed main topics. Chapter 1: introduction, scope, target audience, contact and support information;

Chapter 2: Digital Voice Interface introduction and configuration;

Chapter 3: Application examples.

Annex 4: Some ancillary topics

1.5. Text Conventions



<u>Danger – This information MUST be followed or catastrophic equipment failure or</u> <u>bodily injury may occur.</u>



Caution or Warning – Alerts the user to important points about integrating the module, if these points are not followed, the module and end user equipment may fail or malfunction.



Tip or Information – Provides advice and suggestions that may be useful when integrating the module.

1.6. Related Documents

- [1] HE910 Hardware User Guide, code: 1vv0300925
- [2] MAX9867 Ultra-Low Power Stereo Audio Codec, MAXIM
- [3] HE910 AT Commands Reference Guide, code 80378ST10091A

1.7. Document History

Revision	Date	Changes
0	2011-07-11	First issue
1	2012-02-16	The present revision supersedes Rev. 0



Page 8 of 32



1.8. Abbreviations and Acronyms

- DTE Data Terminal Equipment
- DVI **Digital Voice Interface**
- General Purpose Input/Output GPIO
- I²C Inter-Integrated Circuit
- I^2S Inter-IC Sound
- MSB Most Significant Bit





2. **Digital Voice Interface Use**

Before dealing with the configuration and technical aspects of the Telit' Digital Voice Interface (DVI) it is useful to illustrate briefly where and how this interface can be used.

Refer to fig. 1: the voice coming from the downlink, in digital format, is in some way captured by the dedicated software running on the Module and directed to the Digital Voice Interface. At this point it is responsibility of the Audio Codec to decode the voice and send it to the speaker. The other way round the voice captured by the microphone is coded by the Audio Codec and directed through the Digital Voice Interface to the Module that collects the received voice, in digital format, and send it on the uplink.



fig. 1: Example of Digital Voice Interface Use





2.1. DVI Introduction

The physical DVI interface is based on the I^2S Bus provided by the Module to perform digital Audio transfer. An I^2S overview is reported on chapter 4.1. Tab. 1 summarizes the DVI signals and a short description for each one. Information concerning the electrical characteristics and signal pin-out is showed on [1].

I ² S Signal	DVI Signal	Description
Clock	DVI_CLK	Data Clock
Word Alignment	DVI_WA0	Frame Synchronism
serial audio data input	DVI_RX	Received Data
serial audio data output	DVI_TX	Transmitted Data



The figures below show the two basic configurations of the DVI interface relating the Word Alignment and Clock signals. These configurations are derived from the concepts of the first l^2S bus design described on chapter 4.1. When the Module is Master the Clock and Word Alignment signals (also called Word Alignment Output WAO) are generated by the Module itself, instead when it is Slave, both signals are generated by the connected device: the Codec.

E.g.: before establishing a call it is possible, via AT commands furnished by Telit [3], to select one of the two configurations and properly setting the Module and the Codec.







Module = Slave

fig. 2: Master and Slave configurations



Reproduction forbidden without written authorization from Telit Communications S.p.A. - All Rights Reserved.

Page 11 of 32



2.1.1. DVI Configurations

Several DVI audio bus configurations are available via AT#DVI and AT#DVIEXT commands as summarized by the following tables.

AT#DVI = <mode>,<dviport>,<clockmode></clockmode></dviport></mode>					
<mode></mode>	<dviport></dviport>	<clockmode></clockmode>			
0 →disable DVI	1 → reserved	0 → DVI slave			
1 → enable DVI	2 → select DVI port 2	1 → DVI master			
2 → reserved					

Tab. 2: DVI configuration via AT#DVI command

AT#DVIEXT= <config></config>	<pre>.<samplerate></samplerate></pre>	<samplewidth></samplewidth>	, <audiomode>,</audiomode>	<edge></edge>
------------------------------	---------------------------------------	-----------------------------	----------------------------	---------------

		, ,
<samplerate></samplerate>	<samplewidth></samplewidth>	
$0 \rightarrow 8$ [KHz] sampling frequency	0 → 16 bits per sample	
1 → 16 [KHz] sampling frequency	1 → 18 bits per sample	
	2 → 20 bits per sample	
	3 → 24 bits per sample	
	4 → 32 bits per sample	

Tab. 3: DVI configuration via AT#DVIEXT command (con't)

DVI Modes	WI Modes Audio format		AT#[DVIEXT <remaining par<="" th=""><th>ameters></th></remaining>	ameters>
DVIMOUES	Addio Ionnat	WAO Signat	<config></config>	<edge></edge>	<audiomode></audiomode>
Normal	l²S	square-wave	1	0 (1 reserved)	
Burst	РСМ	pulse	0	0 → WAO transition is synchronized with the CLK falling edge. 1 → WAO transition is synchronized with the CLK rising edge.	0 - Mono¹ 1 - DualMono¹

Tab. 4: DVI configuration via AT#DVIEXT command

DVI audio bus supports Normal and Burst modes that are relating to the audio formats and the shape of the Word Alignment signal (WAO). The WAO signal is used to define the beginning of a frame, and may be programmed as either a pulse or a square-wave signal. For each DVI mode can be selected the Master or Slave configuration.

¹ Mono Mode and Dual Mode are equivalent in Normal mode.



Reproduction forbidden without written authorization from Telit Communications S.p.A. - All Rights Reserved.

Page 12 of 32



Application Examples 3.

The next chapters will show examples concerning some audio formats supported by the DVI audio bus in Master and Slave configurations. All the examples will refer to the sketch illustrated below.

I²C bus is used to configure the MAX9867 Codec² [2]: the user by means of suitable AT commands can completely control the Codec. The DVI bus provides the voice connection between the two devices, for a reference design see chapter 4.3.



fig. 3: Telit Module/Codec Connections

² In order to make concrete examples we use the MAX9867 Codec, see chapter 4.3 for schematic reference design. The user is free to select the desired codec compliant with the technical characteristics provided by the modules of the Telit HE910 family.



Reproduction forbidden without written authorization from Telit Communications S.p.A. - All Rights Reserved.



3.1. Normal Mode (I²S)

3.1.1. Module is Master

Refer to figure below: the MSB of the left channel is clocked on the second CLK rising edge after WAO transitions. When WAO is low, left channel data is transmitted and when WAO is high, right channel data is transmitted (right + left = 2 channels).



fig. 4: Timing Diagram of I²S Audio Format

In general, the BitClockFrequency (CLK) is furnished by the following expression:

BitClockFrequency = DataWordBit × ChannelNumber × SamplingFrequency



Page 14 of 32



	Data ward	l afte nimbe	Sampling	g frequency
<samplewidth></samplewidth>	Data word	Left, right	8 KHz	16 KHz
	DIL	channets	Bit Clock free	quencies in KHz
0	16	2	256	512
1	18	2		
2	20	2	384	768
3	24	2		
4	32	2	512	1024

Refer to Tab. 5 for the BitClockFrequency generated by the Module.

Tab. 5: Bit Clock frequencies

Follow the lists of the AT commands used to cause the Module to enter Master configuration/I²S-compatible audio format and configure the Codec in accordance with the current Module setting. After each command, for reader convenience, is reported the meaning of the used parameters.







Configure the Codec to	opera	ate with I ² S audio format	
AT#I2CWR=X,Y,30,4,19 >00109000100A3300003 0K	30CC)C09092424400060	I ² C bus
	x y 30 4 19 >001	GPIO number used as SDA, refer to [3] GPIO number used as SCL, refer to [3] Device address on I ² C, refer to [2] Register address from which start the writing, refer to [2 number of bytes to write 09000refer to [2]	2]
AT#I2CWR=X,Y,30,17,1 >8A OK			
ON	x y 30 17 1 >8A	GPIO number used as SDA, refer to [3] GPIO number used as SCL, refer to [3] Device address on I ² C, refer to [2] Register address where write data, refer to [2] number of bytes to write refer to [2]	

The following figure shows the timing diagram, captured by an oscilloscope, concerning the above described example. The clock generated by the Module is 384 KHz.



Page 16 of 32





fig. 5: Timing Diagram of Module in Master configuration/Normal mode



Reproduction forbidden without written authorization from Telit Communications S.p.A. - All Rights Reserved. Mod. 0809 2011-07 Rev.2 Page 17 of 32



3.1.2. Module is Slave

Refer to fig. 4 for basic timing diagram.

Follow the list of the AT commands used to cause the Module to enter Slave configuration/I²S audio format and configure the Codec in accordance with the current Module setting.

Configure the Module to	o ope	erate with I ² S-compatible audio format	
AT#DVI=1,2,0 OK			DVI bus
	1 2 0	enable DVI use DVI port 2 (mandatory) DVI Slave	
AT#DVIEXT=1,0,3,1,0 OK			
	1	Normal Mode (factory setting)	
	0	sample rate 8 KHz (factory setting)	
	3	24 bits per sample	
	1	Dual Mono (factory setting)	
	U	rc	
NOTICE : the used Coc KHz therefore the selec	lec, i ted i	in Master configuration, generates a clock eq number of bits per sample on Module is 24, see	ual to 384 Tab. 5.





Configure the Codec to operate with I ² S audio format								
AT#I2CWR=X,Y,30,4,19 >0010100090023300003	330CC	0C09092424400060	I ² C bus					
	x y 30 4 19 >001	GPIO number used as SDA GPIO number used as SCL Device address on I ² C Register address from which start the writing number of bytes to write 01000refer to [2]						
AT#I2CWR=X,Y,30,17,1 >8A OK								
	x y 30 17 1 >8A	GPIO number used as SDA GPIO number used as SCL Device address on I ² C Register address where write data number of bytes to write refer to [2]						

The following figure shows the timing diagram, captured by an oscilloscope, concerning the above described example. The clock generated by the Codec is 384 KHz.



Page 19 of 32





fig. 6: Timing Diagram of Module in Slave configuration/Normal mode



Reproduction forbidden without written authorization from Telit Communications S.p.A. - All Rights Reserved.

Mod. 0809 2011-07 Rev.2

Page 20 of 32



Burst Mode (PCM) 3.2.

3.2.1. Module is Master

In PCM audio format the MSB of the channel included in the frame (WAO) is clocked on the third CLK falling edge after the WAO pulse rising edge. The period of the WAO signal (frame) lasts for Data word bit + 2 clock pulses.



fig. 7: Timing Diagram of PCM Audio Format (Burst mode) /Mono Mode

In general, the BitClockFrequency (CLK) is furnished by the following expression:

 $BitClockFrequency = (DataWordBit + 2) \times SamplingFrequency$

Refer to Tab. 6 for the BitClockFrequency generated by the Module.

<samplewidth></samplewidth>		Sampling freq.	Sampling freq.	
	DataWordBit	VordBit 8 [KHz]	16 [KHz]	
		BitClockFrequency [KHz]		
0	16 + 2	144	288	
4	32 + 2	272	544	

Tab. 6: Bit Clock frequency in burst mode





Hereafter are listed the AT commands used to cause the Module to enter Master configuration/PCM audio format (Burst mode).

Configure the Module to	ope	rate with PCM audio format (Burst mode)	
AT#DVI=1,2,1 OK			DVI bus
	1	enable DVI	
	2	use DVI port 2 (mandatory)	
	1	DVI Master (factory setting)	
AT#DVIEXT=0,0,0,0,1 OK			
	0	Burst Mode	
	0	sample rate 8 KHz (factory setting)	
	0	16 bits per sample (factory setting)	
	0	Mono Mode	
	1	WAO transition is synchronized with the CLK rising edge	•

No AT Commands example is give for the CODEC.





3.2.2. Module is Slave

In PCM audio format the MSB of the channel is clocked on the second CLK falling edge after the WAO pulse rising edge.



fig. 8: Timing diagram of PCM Audio Format (Burst mode) /Mono Mode

In general, the lower BitClockFrequency (CLK) is furnished by the following expression:

BitClockFrequency = (*DataWordBit* +1)× *SamplingFrequency* $BitClockFrequency = (16+1) \times 8 = 136 KHz$

Hereafter are listed the AT commands used to cause the Module to enter Slave configuration/PCM audio format (Burst mode) and configure the Codec in accordance with the current Module setting.





Configure the Module to operate with PCM audio format. DVI bus								
AT#DVI=1,2,0 OK	1 2 0	enable DVI use DVI port 2 (mandatory) DVI Slave						
AT#DVIEXT=0,0,0,0,1 OK	0 0 0 1	Burst Mode sample rate 8 KHz (factory setting) 16 bits per sample (factory setting) Mono Mode WAO transition is synchronized with the CLK rising	edge.					

Configure the Codec to operate with PCM audio format.								
AT#I2CWR=X,Y,30,4,19 > 00101000A40A330000	330C	0C09092424400060	I ² C bus					
	x y 30 4 19 >001	GPIO number used as SDA GPIO number used as SCL Device address on I ² C Register address from which start the writing number of bytes to write 01000refer to [2]						
AT#I2CWR=X,Y,30,17,1 >8A OK								
	x y 30 17 1 >8A	GPIO number used as SDA GPIO number used as SCL Device address on I ² C Register address where write data number of bytes to write refer to [2]						



Page 24 of 32



The following figure shows the timing diagram, captured by an oscilloscope, concerning the above described example. The clock generated by the Codec is 384 KHz.



fig. 9: Timing Diagram of Module in Slave configuration/Burst mode



Reproduction forbidden without written authorization from Telit Communications S.p.A. - All Rights Reserved.

Mod. 0809 2011-07 Rev.2

Page 25 of 32



4. Annex

4.1. I²S Overview

This chapter furnishes a short description of the basic concept of the I²S bus in order to introduce the reader into the argument relating the digital audio transmission. This concept suitably modified is used by the I²S bus implemented on the HE910 family.

The I²S is an electrical serial bus designed for connecting digital audio devices. This popular serial bus has been developed by Philips® in 1986 as a 3-wire bus for interfacing to audio chips such as Codecs. It is a simple data interface, without any form of address or device selection.

Refer to fig. 10: the I^2S design handles audio data separately from clock signals. On an I^2S bus, there is only one bus master and one transmitter.

In high-quality audio applications involving a Codec, the Codec is typically the master so that it has precise control over the I²S bus clock.

An I²S bus design consists of the following serial bus lines:

- SD: Serial Data
- WS: Word Select
- Serial Clock: SCK

The I²S bus carries two channels (left and right) 8 bit long, which are typically used to carry stereo audio data streams. The data alternates between left and right channels, as controlled by the word select signal driven by the bus master.



Page 26 of 32





Transmitter = Master



Receiver = Master

fig. 10: Simple I²S bus configurations





4.2. DVI Timings

4.2.1. Normal Master Mode

The following diagram is showing the timings on the main DVI signals when in Normal Master Mode:



Normal Master Mode Parameters

Paramotor	symbol		Values		Unit	Note/Test
Farameter	Symbol	Min.	Тур.	Max		Condition
CLK clock period	<i>t</i> l2Snm1	T-4ns	Т	-	ns	T=M_T
CLK high time	tl2Snm2	T/2 - 20	T/2	-	ns	T=M_T
CLK low time	tl2Snm3	T/2 - 20	T/2	-	ns	T=M_T
TX invalid before CLK high end (before shifting edge of CLK)	tl2Snm4	_	_	24	ns	
TX valid after CLK low begin (after shifting edge of CLK)	tl2Snm5	-	-	2×tCP + 12	ns	tCP=9.6 ns
RX setup time before CLK low end (before latching edge of CLK)	<i>t</i> l2Sn m6	tCP + 50	-	-	ns	tCP=9.6 ns
RX hold time after CLK high begin (after latching edge of CLK)	<i>t</i> l2Snm7	10	_	-	ns	

NOTE: T corresponds to the audio sampling rate (16 kHz and 8 kHz) and to the frame length (16bit, 18bit, 20bit, 24bit or 32bit).

Page 28 of 32

4.2.2. Normal Slave Mode

The following diagram is showing the timings on the main DVI signals when in Normal Slave Mode:

Normal Slave Mode Parameters

Parameter	ovmbol		Values		Unit	Note/Test
Falameter	Symbol	Min.	Тур.	Max		Condition
CLK clock period	tl2Sns1	Т	-	-	ns	T=M_T
CLK high time	tl2Sns2	120	-	-	ns	
CLK low time	tl2Sns3	120	-	-	ns	
TX invalid before CLK falling edge	tl2Sns4	-	-	12	ns	
TX (continued) valid after CLK falling edge	tl2Sns5	-	-	3×tCP + 50	ns	tCP=9.6 ns
RX setup time before CLK rising edge (before latching edge of CLK)	<i>t</i> I2Sns6	tCP + 12	-	-	ns	tCP=9.6 ns
RX hold time after CLK rising edge (after latching edge of CLK)	tl2Sns7	24	_	_	ns	

NOTE: T corresponds to the audio sampling rate (16 kHz and 8 kHz) and to the frame length (16bit, 18bit, 20bit, 24bit or 32bit).

4.2.3. PCM Master Mode

The following diagram is showing the timings on the main DVI signals when in PCM Master Mode:

PCM Master Mode Parameters

Parameter	symbol		Values		Unit	Note/Test
	Symbol	Min.	Тур.	Max		Condition
CLK clock period	tl2Sbm1	T-4	Т	-	ns	T=M_T
CLK low time	tl2Sbm2	T/2 - 20	T/2	-	ns	T=M_T
CLK high time	tl2Sbm3	T/2 - 20	T/2	-	ns	T=M_T
WA high begin after clock CLK high begin	tl2Sbm4	-24	_	2×tCP + 12	ns	tCP=9.6 ns
WA high end after CLK low end	tl2Sbm5	-24	_	2×tCP + 12	ns	tCP=9.6 ns
TX invalid before CLK low-end	tl2Sbm6	-	-	24	ns	
TX valid after CLK high begin	tl2Sbm7	-	-	tCP + 12	ns	tCP=9.6 ns
RX setup time before CLK high end	tl2Sb m8	tCP + 50	_	-	ns	tCP=9.6 ns
RX hold time after CLK low begin	tl2Sbm9	12	_	_	ns	

NOTE: T corresponds to the audio sampling rate (16 kHz and 8 kHz) and to the frame length (16bit, 18bit, 20bit, 24bit or 32bit).

4.2.4. PCM Slave Mode

The following diagram is showing the timings on the main DVI signals when in PCM Slave Mode:

PCM Slave Mode Parameters

Paramotor	symbol		Values		Unit	Note/Test
Farameter	Symbol	Min.	Тур.	Мах		Condition
CLK clock period	tl2Sbs1	Т	_	_	ns	T=M_T
CLK low time	tl2Sbs2	120	_	—	ns	
CLK high time	tl2Sbs3	120	_	-	ns	
WA high begin before CLK low begin (latching edge of CLK)	tl2Sbs4	2×tCP + 17	-	-	ns	tCP=9.6 ns
WA low begin before CLK low begin (latching edge of CLK)	tl2Sbs5	2×tCP + 17	-	-	ns	tCP=9.6 ns
TX invalid before CLK rising edge (shifting edge of CLK)	tl2Sbs6	-	-	12	ns	
TX valid after CLK rising edge (shifting edge of CLK)	tl2Sbs7	-	-	3×tCP + 50	ns	tCP=9.6 ns
RX setup time before CLK falling edge	tl2Sb s8	tCP + 12	_	_	ns	tCP=9.6 ns
RX hold time after CLK falling edge	tl2Sbs9	24	_	_	ns	

NOTE: T corresponds to the audio sampling rate (16 kHz and 8 kHz) and to the frame length (16bit, 18bit, 20bit, 24bit or 32bit).

Schematic 4.3.

A schematic example of an interface between the HE910 Telit Modules and the MAX9867 CODEC could be the following:

fig. 11: Schematic for Reference Design

Reproduction forbidden without written authorization from Telit Communications S.p.A. - All Rights Reserved.