

# RE866-EU Hardware User Guide

1VV0301364 Rev. 7 - 2018-08-23



## SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE

## NOTICE

While reasonable efforts have been made to assure the accuracy of this document, Telit assumes no liability resulting from any inaccuracies or omissions in this document, or from use of the information obtained herein. The information in this document has been carefully checked and is believed to be reliable. However, no responsibility is assumed for inaccuracies or omissions. Telit reserves the right to make changes to any products described herein and reserves the right to revise this document and to make changes from time to time in content hereof with no obligation to notify any person of revisions or changes. Telit does not assume any liability arising out of the application or use of any product, software, or circuit described herein; neither does it convey license under its patent rights or the rights of others.

It is possible that this publication may contain references to, or information about Telit products (machines and programs), programming, or services that are not announced in your country. Such references or information must not be construed to mean that Telit intends to announce such Telit products, programming, or services in your country.

## COPYRIGHTS

This instruction manual and the Telit products described in this instruction manual may be, include or describe copyrighted Telit material, such as computer programs stored in semiconductor memories or other media. Laws in the Italy and other countries preserve for Telit and its licensors certain exclusive rights for copyrighted material, including the exclusive right to copy, reproduce in any form, distribute and make derivative works of the copyrighted material. Accordingly, any copyrighted material of Telit and its licensors contained herein or in the Telit products described in this instruction manual may not be copied, reproduced, distributed, merged or modified in any manner without the express written permission of Telit. Furthermore, the purchase of Telit products shall not be deemed to grant either directly or by implication, estoppel, or otherwise, any license under the copyrights, patents or patent applications of Telit, as arises by operation of law in the sale of a product.

## COMPUTER SOFTWARE COPYRIGHTS

The Telit and 3rd Party supplied Software (SW) products described in this instruction manual may include copyrighted Telit and other 3rd Party supplied computer programs stored in semiconductor memories or other media. Laws in the Italy and other countries preserve for Telit and other 3rd Party supplied SW certain exclusive rights for copyrighted computer programs, including the exclusive right to copy or reproduce in any form the copyrighted computer programs contained in the Telit products described in this instruction manual may not be copied (reverse engineered) or reproduced in any manner without the express written permission of Telit or the 3rd Party SW supplier. Furthermore, the purchase of Telit products shall not be deemed to grant either directly or by implication, estoppel, or otherwise, any license under the copyrights, patents or patent applications of Telit or other 3rd Party supplied SW, except for the normal non-exclusive, royalty free license to use that arises by operation of law in the sale of a product.



## USAGE AND DISCLOSURE RESTRICTIONS

### I. License Agreements

The software described in this document is the property of Telit and its licensors. It is furnished by express license agreement only and may be used only in accordance with the terms of such an agreement.

## II. Copyrighted Materials

Software and documentation are copyrighted materials. Making unauthorized copies is prohibited by law. No part of the software or documentation may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language or computer language, in any form or by any means, without prior written permission of Telit.

#### III. High Risk Materials

Components, units, or third-party products used in the product described herein are NOT fault-tolerant and are NOT designed, manufactured, or intended for use as on-line control equipment in the following hazardous environments requiring fail-safe controls: the operation of Nuclear Facilities, Aircraft Navigation or Aircraft Communication Systems, Air Traffic Control, Life Support, or Weapons Systems (High Risk Activities"). Telit and its supplier(s) specifically disclaim any expressed or implied warranty of fitness for such High Risk Activities.

#### IV. Trademarks

TELIT and the Stylized T Logo are registered in Trademark Office. All other product or service names are the property of their respective owners.

#### V. Third Party Rights

The software may include Third Party Right software. In this case you agree to comply with all terms and conditions imposed on you in respect of such separate software. In addition to Third Party Terms, the disclaimer of warranty and limitation of liability provisions in this License shall apply to the Third Party Right software.

TELIT HEREBY DISCLAIMS ANY AND ALL WARRANTIES EXPRESS OR IMPLIED FROM ANY THIRD PARTIES REGARDING ANY SEPARATE FILES, ANY THIRD PARTY MATERIALS INCLUDED IN THE SOFTWARE, ANY THIRD PARTY MATERIALS FROM WHICH THE SOFTWARE IS DERIVED (COLLECTIVELY "OTHER CODE"), AND THE USE OF ANY OR ALL THE OTHER CODE IN CONNECTION WITH THE SOFTWARE, INCLUDING (WITHOUT LIMITATION) ANY WARRANTIES OF SATISFACTORY QUALITY OR FITNESS FOR A PARTICULAR PURPOSE.

NO THIRD PARTY LICENSORS OF OTHER CODE SHALL HAVE ANY LIABILITY FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING WITHOUT LIMITATION LOST PROFITS), HOWEVER CAUSED AND WHETHER MADE UNDER CONTRACT, TORT OR OTHER LEGAL THEORY, ARISING IN ANY WAY OUT OF THE USE OR DISTRIBUTION OF THE OTHER CODE OR THE EXERCISE OF ANY RIGHTS GRANTED UNDER EITHER OR BOTH THIS LICENSE AND THE LEGAL TERMS APPLICABLE TO ANY SEPARATE FILES, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

## APPLICABILITY TABLE

PRODUCTS

RE866A1-EU

## Contents

NOTICE						
COPYRIGHTS 2						
COMPUTER SOFTWARE COPYRIGHTS 2						
USAGE AN	USAGE AND DISCLOSURE RESTRICTIONS					
APPLICAB	BILITY TABLE 4					
CONTENT	S5					
1.	INTRODUCTION					
1.1.	Scope					
1.2.	Audience					
1.3.	Contact Information, Support 8					
1.4.	Text Conventions					
1.5.	Related Documents 10					
2.	OVERVIEW 11					
3.	PINS ALLOCATION 13					
3.1.	General Pin-out 13					
3.2.	Specific Pin-out for LoRa+Bluetooth version					
3.3.	Specific Pin-out for LoRa+LUA version 17					
3.4.	Handling of Unused Signals 18					
3.5.	Test Mode 19					
3.6.	LGA Pads General Layout 20					
4.	ELECTRICAL CHARACTERISTICS					
4.1.	Power Supply Requirements 21					
4.2.	Environmental Requirements					
4.3.	Power Consumption					
4.4.	RF Performance					
4.4.1.	BLE RF Performance					
4.4.2.	LoRa® RF Performance					
4.4.3.	NFC RF Performance					
4.5.	Module placement recommendation					
4.5.1.	BLE Antenna Gain and Radiation Pattern 26					
4.5.2.	NFCT Antenna Recommendations					

	General Design Rules	20
4.6.1.	Electrical Design Guidelines	27
4.6.1.1.	+5V Source Power Supply Design Guidelines	27
4.6.1.2.	+12V Source Power Supply Design Guidelines	27
4.6.2.	Power Supply PCB layout Guidelines	27
5.	DIGITAL SECTION	29
5.1.	Logic Levels	29
5.2.	RESET signal	30
5.3.	Communication ports	31
5.3.1.	UART	31
5.3.2.	UART Example Circuits	32
6.	RF SECTION	33
6.1.	Antenna requirements	33
6.1.1.	ESD protection	33
6.1.2.	BT antenna positioning	34
6.1.3.	PCB Design guidelines	34
		36
7.	MECHANICAL DESIGN	00
<b>7.</b> 7.1.	MECHANICAL DESIGN	36
<b>7.</b> 7.1. <b>8.</b>	MECHANICAL DESIGN Drawing APPLICATION PCB DESIGN	36 37
<b>7.</b> 7.1. <b>8.</b> 8.1.	MECHANICAL DESIGN Drawing APPLICATION PCB DESIGN Footprint	36 37 37
<ol> <li>7.1.</li> <li>8.</li> <li>8.1.</li> <li>8.2.</li> </ol>	MECHANICAL DESIGN Drawing APPLICATION PCB DESIGN Footprint PCB pad design.	36 37 37 38
<ol> <li>7.1.</li> <li>8.</li> <li>8.1.</li> <li>8.2.</li> <li>8.3.</li> </ol>	MECHANICAL DESIGN         Drawing         APPLICATION PCB DESIGN         Footprint         PCB pad design         PCB pad dimensions	36 37 37 38 39
<ol> <li>7.1.</li> <li>8.</li> <li>8.1.</li> <li>8.2.</li> <li>8.3.</li> <li>8.4.</li> </ol>	MECHANICAL DESIGN         Drawing         APPLICATION PCB DESIGN         Footprint         PCB pad design         PCB pad dimensions         Stencil	36 37 37 38 39 39
<ol> <li>7.</li> <li>7.1.</li> <li>8.</li> <li>8.1.</li> <li>8.2.</li> <li>8.3.</li> <li>8.4.</li> <li>8.5.</li> </ol>	MECHANICAL DESIGN         Drawing         APPLICATION PCB DESIGN         Footprint         PCB pad design         PCB pad dimensions         Stencil         Solder paste	36 37 37 38 39 39 40
<ol> <li>7.1.</li> <li>8.</li> <li>8.1.</li> <li>8.2.</li> <li>8.3.</li> <li>8.4.</li> <li>8.5.</li> <li>8.6.</li> </ol>	MECHANICAL DESIGN Drawing APPLICATION PCB DESIGN Footprint PCB pad design PCB pad dimensions Stencil Solder paste Solder Reflow	<ul> <li>36</li> <li>37</li> <li>37</li> <li>38</li> <li>39</li> <li>39</li> <li>40</li> <li>40</li> </ul>
<ol> <li>7.1.</li> <li>8.</li> <li>8.1.</li> <li>8.2.</li> <li>8.3.</li> <li>8.4.</li> <li>8.5.</li> <li>8.6.</li> <li>9.</li> </ol>	MECHANICAL DESIGN Drawing APPLICATION PCB DESIGN Footprint PCB pad design PCB pad dimensions Stencil Solder paste Solder Paste PACKAGING	<ul> <li>36</li> <li>37</li> <li>37</li> <li>38</li> <li>39</li> <li>39</li> <li>40</li> <li>40</li> <li>40</li> <li>42</li> </ul>
<ol> <li>7.1.</li> <li>8.</li> <li>8.1.</li> <li>8.2.</li> <li>8.3.</li> <li>8.4.</li> <li>8.5.</li> <li>8.6.</li> <li>9.1.</li> </ol>	MECHANICAL DESIGN         Drawing         APPLICATION PCB DESIGN         Footprint         PCB pad design         PCB pad dimensions         Stencil         Solder paste         Solder Reflow         Tray	<ul> <li>36</li> <li>37</li> <li>37</li> <li>38</li> <li>39</li> <li>39</li> <li>40</li> <li>40</li> <li>40</li> <li>42</li> <li>42</li> </ul>
<ol> <li>7.1.</li> <li>8.</li> <li>8.1.</li> <li>8.2.</li> <li>8.3.</li> <li>8.4.</li> <li>8.5.</li> <li>8.6.</li> <li>9.1.</li> <li>9.1.1.</li> </ol>	MECHANICAL DESIGN         Drawing         APPLICATION PCB DESIGN         Footprint         PCB pad design         PCB pad dimensions         Stencil         Solder paste         Solder Reflow         Tray         Tray mechanical drawing	<ul> <li>36</li> <li>37</li> <li>37</li> <li>38</li> <li>39</li> <li>39</li> <li>40</li> <li>40</li> <li>40</li> <li>42</li> <li>42</li> <li>43</li> </ul>
<ol> <li>7.</li> <li>7.1.</li> <li>8.</li> <li>8.1.</li> <li>8.2.</li> <li>8.3.</li> <li>8.4.</li> <li>8.5.</li> <li>8.6.</li> <li>9.1.</li> <li>9.1.1.</li> <li>9.2.</li> </ol>	MECHANICAL DESIGN         Drawing         APPLICATION PCB DESIGN         Footprint         PCB pad design         PCB pad dimensions         Stencil         Solder paste         Solder Reflow         PACKAGING         Tray         Tray mechanical drawing         Reel	<ul> <li>36</li> <li>37</li> <li>37</li> <li>38</li> <li>39</li> <li>40</li> <li>40</li> <li>40</li> <li>42</li> <li>42</li> <li>43</li> <li>44</li> </ul>
<ol> <li>7.</li> <li>7.1.</li> <li>8.</li> <li>8.1.</li> <li>8.2.</li> <li>8.3.</li> <li>8.4.</li> <li>8.5.</li> <li>8.6.</li> <li>9.1.</li> <li>9.1.1.</li> <li>9.2.</li> <li>9.3.</li> </ol>	MECHANICAL DESIGN         Drawing         APPLICATION PCB DESIGN         Footprint         PCB pad design         PCB pad dimensions         Stencil         Solder paste         Solder Reflow         Tray         Tray mechanical drawing         Reel         Moisture sensitivity	<ul> <li>36</li> <li>37</li> <li>37</li> <li>38</li> <li>39</li> <li>39</li> <li>40</li> <li>40</li> <li>40</li> <li>42</li> <li>42</li> <li>43</li> <li>44</li> <li>45</li> </ul>
<ol> <li>7.</li> <li>7.1.</li> <li>8.</li> <li>8.1.</li> <li>8.2.</li> <li>8.3.</li> <li>8.4.</li> <li>8.5.</li> <li>8.6.</li> <li>9.</li> <li>9.1.</li> <li>9.1.1.</li> <li>9.2.</li> <li>9.3.</li> <li>10.</li> </ol>	MECHANICAL DESIGN   Drawing   APPLICATION PCB DESIGN   Footprint   PCB pad design   PCB pad dimensions   Stencil   Solder paste   Solder Reflow   PACKAGING   Tray   Tray mechanical drawing   Reel   Moisture sensitivity	<ul> <li>36</li> <li>37</li> <li>37</li> <li>38</li> <li>39</li> <li>39</li> <li>40</li> <li>40</li> <li>40</li> <li>42</li> <li>42</li> <li>43</li> <li>44</li> <li>45</li> <li>46</li> </ul>
<ol> <li>7.</li> <li>7.1.</li> <li>8.</li> <li>8.1.</li> <li>8.2.</li> <li>8.3.</li> <li>8.4.</li> <li>8.5.</li> <li>8.6.</li> <li>9.1.</li> <li>9.1.1.</li> <li>9.2.</li> <li>9.3.</li> <li>10.1.</li> </ol>	MECHANICAL DESIGN         Drawing         APPLICATION PCB DESIGN         Footprint         PCB pad design         PCB pad dimensions         Stencil         Solder paste         Solder Reflow         PACKAGING         Tray         Tray mechanical drawing         Reel         Moisture sensitivity         Declaration of Conformity CE	<ul> <li>36</li> <li>37</li> <li>37</li> <li>38</li> <li>39</li> <li>40</li> <li>40</li> <li>40</li> <li>42</li> <li>43</li> <li>44</li> <li>45</li> <li>46</li> </ul>
<ol> <li>7.</li> <li>7.1.</li> <li>8.</li> <li>8.1.</li> <li>8.2.</li> <li>8.3.</li> <li>8.4.</li> <li>8.5.</li> <li>8.6.</li> <li>9.</li> <li>9.1.</li> <li>9.1.1.</li> <li>9.2.</li> <li>9.3.</li> <li>10.</li> <li>10.1.</li> <li>10.2.</li> </ol>	MECHANICAL DESIGN         Drawing         APPLICATION PCB DESIGN         Footprint         PCB pad design         PCB pad dimensions         Stencil         Solder paste         Solder Reflow         PACKAGING         Tray mechanical drawing         Reel         Moisture sensitivity         Declaration of Conformity CE         BTSIG BT Listing	<ul> <li>36</li> <li>37</li> <li>37</li> <li>38</li> <li>39</li> <li>40</li> <li>40</li> <li>40</li> <li>42</li> <li>43</li> <li>44</li> <li>45</li> <li>46</li> <li>46</li> <li>46</li> </ul>
<ol> <li>7.</li> <li>7.1.</li> <li>8.</li> <li>8.1.</li> <li>8.2.</li> <li>8.3.</li> <li>8.4.</li> <li>8.5.</li> <li>8.6.</li> <li>9.</li> <li>9.1.</li> <li>9.1.1.</li> <li>9.2.</li> <li>9.3.</li> <li>10.</li> <li>10.1.</li> <li>10.2.</li> <li>11.</li> </ol>	MECHANICAL DESIGN         Drawing         APPLICATION PCB DESIGN         Footprint         PCB pad design         PCB pad dimensions         Stencil         Solder paste         Solder Reflow         PACKAGING         Tray         Tray mechanical drawing         Reel         Moisture sensitivity         Declaration of Conformity CE         BTSIG BT Listing         SAFETY RECOMMENDATIONS.	<ul> <li>36</li> <li>37</li> <li>37</li> <li>38</li> <li>39</li> <li>40</li> <li>40</li> <li>40</li> <li>42</li> <li>43</li> <li>44</li> <li>45</li> <li>46</li> <li>46</li> <li>46</li> <li>46</li> <li>47</li> </ul>

12.	ACRONYMS	48
13.	DOCUMENT HISTORY	50



## 1. INTRODUCTION

### 1.1. Scope

The aim of this document is the description of some hardware solutions useful for developing a product with the Telit RE866 module.

## 1.2. Audience

This document is intended for Telit customers, who are integrators, about to implement their applications using our RE866 modules.

## 1.3. Contact Information, Support

For general contact, technical support services, technical questions and report documentation errors contact Telit Technical Support at:

- TS-EMEA@telit.com
- TS-AMERICAS@telit.com
- TS-APAC@telit.com
- TS-SRD@telit.com

Alternatively, use:

https://www.telit.com/contact-us/

For detailed information about where you can buy the Telit modules or for recommendations on accessories and components visit:

#### https://www.telit.com/

Our aim is to make this guide as helpful as possible. Keep us informed of your comments and suggestions for improvements.

Telit appreciates feedback from the users of our information.





Danger – This information MUST be followed or catastrophic equipment failure or bodily injury may occur.



Caution or Warning – Alerts the user to important points about integrating the module, if these points are not followed, the module and end user equipment may fail or malfunction.



Tip or Information – Provides advice and suggestions that may be useful when integrating the module.

All dates are in ISO 8601 format, i.e. YYYY-MM-DD.

## 1.5. Related Documents

• RE866 AT Command Reference, 80555ST10865A



## 2. OVERVIEW

The aim of this document is the description of some hardware solutions useful for developing a product with the Telit RE866 module. In this document, all the basic functions of a mobile phone will be taken into account; for each one of them a proper hardware solution will be suggested and eventually the wrong solutions and common errors to be avoided will be evidenced. Obviously, this document cannot embrace the whole hardware solutions and products that may be designed. The wrong solutions to be avoided shall be considered as mandatory, while the suggested hardware configurations shall not be considered mandatory, instead the information given shall be used as a guide and a starting point for properly developing your product with the Telit RE866 module. For further hardware details that may not be explained in this document refer to the Telit RE866 Product Description document where all the hardware information is reported.



#### NOTE:

(EN) The integration of the RE866 module within user application shall be done according to the design rules described in this manual.

(IT) L'integrazione del modulo RE866 all'interno dell'applicazione dell'utente dovrà rispettare le indicazioni progettuali descritte in questo manuale.

(DE) Die Integration des RE866 Mobilfunk-Moduls in ein Gerät muss gemäß der in diesem Dokument beschriebenen Konstruktionsregeln erfolgen.

(SL) Integracija RE866 modula v uporabniški aplikaciji bo morala upoštevati projektna navodila, opisana v tem priročniku.

(SP) La utilización del modulo RE866 debe ser conforme a los usos para los cuales ha sido deseñado descritos en este manual del usuario.

(FR) L'intégration du module cellulaire RE866 dans l'application de l'utilisateur sera faite selon les règles de conception décrites dans ce manuel.

(HE) האינטגרציה של המודם הסלולרי האינטגרציה של המודם הסלולרי (HE) האינטגרציה של המודם הסלולרי (HE) עם המוצר.



The information presented in this document is believed to be accurate and reliable. However, no responsibility is assumed by Telit Communications S.p.A. for its use, nor any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent rights of Telit Communications S.p.A. other than for circuitry embodied in Telit products. This document is subject to change without notice.

## 3. PINS ALLOCATION

## 3.1. General Pin-out

Pin	Signal	I/O	Function	Туре	Comment	
Asynchr	Asynchronous Serial Port and Two Wire Interface					
A4	UART-TXD	Ι	Serial data input from DTE			
A5	UART-RXD	0	Serial data output to DTE			
A1	UART-RTS#	I	Input for Request to send signal (RTS) from DTE			
B1	UART-CTS#	0	Output for Clear to Send signal (CTS) to DTE			
C1	TWI-SDA	I/O	TWI Data			
C2	TWI-SCL	I/O	TWI Clock			
Miscellaneous Functions						
C4	SWDIO	I/O	Serial wire debug input/output			
B4	SWCLK	Ι	Serial wire debug input			
G4	RESET#	I-PU	Reset input for the device	Active low		
D5	NFCANT1	-	NFC antenna connection			
B5	NFCANT2	-	NFC antenna connection			
G2	LORA_ANT	-	RF Sub-GHz antenna connection	RF		



D6	TESTMODE#	Ι	Force test mode at startup	Active low	See sec. 3.5
C6	BOOT0	Ι	Force test mode at start up		See sec. 3.5
Power Supply					
E1	VSUP1	-	Main Power supply	Power	
E2	VSUP2	-	Main Power supply	Power	
C3	GND	-	Ground	Power	
D1	GND	-	Ground	Power	
D2	GND	-	Ground	Power	
E3	GND	-	Ground	Power	
F1	GND	-	Ground	Power	
F2	GND	-	Ground	Power	
F3	GND	-	Ground	Power	
F6	GND	-	Ground	Power	
G1	GND	-	Ground	Power	
G3	GND	-	Ground	Power	
General and reserved					
A2	GPIO	I/O	General I/O		
A3	GPIO	I/O	General I/O		
B2	GPIO	I/O	General I/O		



F4	GPIO	I/O	General I/O
A6	RESERVED		RESERVED
A7	RESERVED		RESERVED
B3	RESERVED		RESERVED
B6	RESERVED		RESERVED
B7	RESERVED		RESERVED
C5	RESERVED		RESERVED
C7	RESERVED		RESERVED
D3	RESERVED		RESERVED
D4	RESERVED		RESERVED
D7	RESERVED		RESERVED
E4	RESERVED		RESERVED
E5	RESERVED		RESERVED
E6	RESERVED		RESERVED
E7	RESERVED		RESERVED
F5	RESERVED		RESERVED
F7	RESERVED		RESERVED
G5	RESERVED		RESERVED
G6	RESERVED		RESERVED
G7	RESERVED		RESERVED



Warning – Reserved pins must not be connected.

## 3.2. Specific Pin-out for LoRa+Bluetooth version

Some pins are alternatively named and defined depending on firmware version. These pins are annotated in the following table.

Pin	Signal	Direction				
		Modes:	Normal	UICP	System-off	
A1	UART-RTS#		I-PD	I-PD	I-PD	
A2	IUR-IN#		DIS	I	DIS	
A3	IUR-OUT#		DIS	0	DIS	
A4	UART-TXD		I	I	I	
A5	UART-RXD		O-PP	O-PP	O-PP	
B1	UART-CTS#		O-PP	O-PP	O-PP	
B2	Reserved		DIS	DIS	DIS	
C1	TWI-SDA		DIS	DIS	DIS	
C2	TWI-SCL		DIS	DIS	DIS	
C6	BOOT0		I-PD	DIS	DIS	
D6	TESTMODE#		I-PU	DIS	DIS	
F4	Reserved		Reserved	Reserved	Reserved	
G4	RESET#		I	I	I	

Note: For all other pins, which are not listed in section 3.2, see general pin-out (Sec. 3.1)



## 3.3. Specific Pin-out for LoRa+LUA version

Some pins are alternatively named and defined depending on firmware version. These pins are annotated in the following table.

Pin	Signal	Direction
A1	UART-RTS#	Ι
A2	DIO4 / AIN3	I/O
A3	DIO3 / AIN2	I/O
A4	UART-TXD	I
A5	UART-RXD	0
B1	UART-CTS#	Ο
B2	DIO1	I/O
C1	DIO6 / TWI-SDA	I/O
C2	DIO5 / TWI-SCL	Ο
C6	BOOT0	Ι
D6	TESTMODE#	Ι
F4	DIO2 / AIN1	I/O
G4	RESET#	I

Note: For all other pins, which are not listed in section 3.3, see general pin-out (Sec. 3.1)



Warning - Reserved pins must not be connected.



## 3.4. Handling of Unused Signals

Depending on the application, not all signals may be needed. The following list gives some hints how to handle unused signals.

Pin/Signal	Handling
G4: RESET#	If no external Reset is needed: Leave open
C6: BOOT0	Leave open (1)
A4: UART-TXD A5: UART-RXD	If UART Bus is not used: On UART-TXD, add a pullup (e.g.100k $\Omega$ ) to VSUP <sup>(1)</sup> ; leave UART-RXD open <sup>(1)</sup>
A1: UART-RTS# B1: UART-CTS#	If neither flow control nor UICP is used: Leave open (1)(2)
D5: NFCANT1 B5: NFCANT2	If no NFC antenna is connected: Leave open
D6: TESTMODE#	Leave open (1)
C4: SWDIO B4: SWCLK	Leave open. Only needed for debug purposes
Unused GPIOs	Leave open

Please note, to keep compatibility with future feature enhancements, unused signals shall not be connected directly to VSUP or GND. Leave open.

<sup>(1)</sup> Signals must be accessible during the homologation process, refer to 3.5 Test Mode.

<sup>(2)</sup> It is strongly recommended to use hardware flow control in both directions. Not using flow control can cause a loss of data.



## 3.5. Test Mode

For homologation purposes, the ability of test mode operation like "RE866 Test mode" or "Direct two wire UART Test mode" (DTM) is mandatory. The Direct Test Mode (as defined by the Bluetooth SIG) and RE866 Test mode are part of the RE866. For EMC measurements, the use of the RE866 Test mode is recommended.

For enabling the different test modes, the RE866 provides two IO pins.

- The pin TESTMODE# is low active. Active means connect to GND.
- The pin BOOT0 is high active. Active means connect to VSUP.
- The other two combinations start the bootloader for firmware update of the programmed firmware. These two modes are not scope of this document.

The following table shows the possible combinations:

Testmode#	Boot0	Mode
Active	Inactive	Test mode
Active	Active	DTM
Inactive	Active	Bootloader
Inactive	Inactive	Firmware

To enter and use RE866 Test mode or DTM, access to the following signals is required:

- BOOT0
- TESTMODE#
- UART-RXD
- UART-TXD
- UART-RTS#
- UART-CTS#
- GND

These pins shall be routed to some test pads on an outer layer but can be left open during normal operation when not used.



Please note the UART is required for operation of test modes. During the homologation process, UART-RXD, UART-TXD, UART-RTS# and UART-CTS# must be freely accessible.

## 3.6. LGA Pads General Layout

	А	В	С	D	E	F	G
1	UART-RTS#	UART-CTS#	TWI-SDA	GND	VSUP1	GND	GND
2	GPIO	GPIO	TWI-SCL	GND	VSUP2	GND	LORA_ANT
3	GPIO	Reserved	GND	Reserved	GND	GND	GND
4	UART-TXD	SWCLK	SWDIO	Reserved	Reserved	GPIO	RESET#
5	UART-RXD	NFCANT2	Reserved	NFCANT1	Reserved	Reserved	Reserved
6	Reserved	Reserved	BOOT0	TESTMODE#	Reserved	GND	Reserved
7	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved

**TOP VIEW** 



## 4. ELECTRICAL CHARACTERISTICS

## 4.1. Power Supply Requirements

The external power supply must be connected to VBATT signals and must fulfil the following requirements:

Power Supply	Value
Nominal Supply Voltage	3.3V
Normal Operating Voltage Range	2.1V ÷ 3.6V



The Operating Voltage Range MUST never be exceeded; care must be taken when designing the application's power supply section to avoid having an excessive voltage drop.

If the voltage drop is exceeding the limits it could cause a Power Off of the module.



Please note that the operating voltage limits MUST never be exceed, including voltage overshoots and drops.

## 4.2. Environmental Requirements

Temperature Range	Value
Storage Temperature Range	-40°C to +115°C
Normal Operating Voltage Range	-40°C to +85°C



The following values are typical power consumption values in different states of operation. RE866 configured as a peripheral device.

Mode	Condition	Note	Current Consumption (I <sub>Avg</sub> ) Tx power: 0dBm (max)	Unit
System off	CPU off, Radio inactive, 32k clock off, SRAM Retention off		0,4	μA
Reset	Device hold in Reset		2,3	mA
UICP active <i>and</i> serial interface down	Standby, Advertising Off (Radio inactive)		10	μA
	Standby, Advertising, 3 channels advertising interval: 1.28s		19	μA
	Connected, connection interval: 1.28s	(1)	17	μA
	Idle, Advertising Off (Radio inactive)		1,3	mA
or serial interface up	Advertising, 3 channels advertising interval: 1.28s		1,3	mA
	Connected, connection interval: 1.28s	(1)	1,3	mA
LoPo	Transmission Mode @ +14dBm	(2)	62	mA
LUKA	Receive Mode		19,5	mA

VSUP = 3,3V,	$T_{amb} = 25^{\circ}C$ ,	all GPIO	lines left open
--------------	---------------------------	----------	-----------------

 $^{\rm (1)}$  Parameters are setup by the central device when connection is established  $^{\rm (2)}$  Continuous TX with modulated signal

## 4.4. RF Performance

4.4.1.	BLE RF Performance	
Receiver se	ensitivity at room and extreme temp	-96dBm (conducted mode)
Transmit po	ower at room and extreme temp	+5dBm (conducted mode)
4.4.2.	LoRa <sup>®</sup> RF Performance	
LoRa® Red	ceiver sensitivity	-136 dBm (SF12, BW 125Khz)
LoRa® Transmitter signal strength		+14 dBm conducted
LoRa® Frequency band		863,000 MHz to 870,000 MHz
Supported Modulation schemes		FSK, LoRa® 125kHZ and 250kHz
Supported Spreading Factor Range		7 to 12
ETSI Duty Cycle Management		Yes
Raw Data Rates		250bps to 50kbps

The TX power table in the LoRaWAN regional parameters specification gives values in dBm EIRP, which includes the customer specific antenna gain. Antenna performance is customer design dependent. Therefore, the RE866-EU output power can only be given as conducted values in dBm.

Programmed TXPOWER	Conducted Power RE866-EU	LoRaWAN Specification
0	+14 dBm	Max. EIRP
1	+12 dBm	Max. EIRP - 2 dB
2	+ 10dBm	Max. EIRP – 4 dB
3	+ 8 dBm	Max. EIRP – 6 dB
4	+6 dBm	Max. EIRP – 8 dB
5	+4 dBm	Max. EIRP – 10 dB
6	+2 dBm	Max. EIRP – 12 dB
7	0 dBm	Max. EIRP – 14dB



The harmonized ETSI standard EN 300 220-2 "Short Range Devices operating in the frequency range 25 MHz to 1000 MHz" Annex B defines the allowed TX power per band in mW ERP, whereas the LoRaWAN regional parameters specification defines the TX power in EIRP. The difference is ERP = EIRP - 2,15dB. This should be considered when comparing numbers.



Customer should take care that the conducted TX power + customer specific antenna gain generates TX power levels below the limits given in the harmonized ETSI standard EN 300 220-2 "Short Range Devices operating in the frequency range 25 MHz to 1000 MHz" Annex B.

The RX sensitivity of the LoRa/FSK receiver is depending on the modulation bandwidth and the spreading factor setting as given in the following table.

Programmed Data Rate	Modulation SF/BW	Phys. Bit Rate bit/s	RX Sensitivity /dBm
0	SF12 / 125 kHz	250	-136,0
1	SF11 / 125 kHz	440	-133,5
2	SF10 / 125 kHz	980	-131,0
3	SF9 / 125 kHz	1.760	-128,5
4	SF8 / 125 kHz	3.125	-125,5
5	SF7 / 125 kHz	5.470	-122,5
6	SF7 / 250 kHz	11.000	-119,0
7	FSK 50kbps	50.000	tbd

4.4.3.	NFC RF Performance	
Input Fre	equency	13,56 MHz
Bit Rate		106 kbps
TX via pa	assive load modulation	
Input res	8 $\Omega$ to 22 $\Omega$	
Wake-or	n-field detection	

1VV0301364 Rev. 7



## 4.5. Module placement recommendation

In this chapter recommendation about the module placement will be indicate in order to have the better performance for the BLE integrated antenna that in any case it is only for maintenance purpose.

4.5.1. BLE Antenna Gain and Radiation Pattern

TBD: To be defined

#### 4.5.2. NFCT Antenna Recommendations

The NFCT antenna coil must be connected differential between NFC1 and NFC2 pins of RE866Two external capacitors Ctune1/2 connected between the NFCx pins and GND should be used to tune the resonance of the antenna circuit to 13.56 MHz.



$$= C_{p1} = C_{p2}$$
 (antenna track capacitance)

$$C_{int} = C_{int1} = C_{int2} = 4pF$$

## 4.6. General Design Rules

 $C_p$ 

The principal guidelines for the Power Supply Design embrace three different design steps:

- The electrical design
- The thermal design
- Thermal PCB layout



#### 4.6.1. Electrical Design Guidelines

The electrical design of the power supply depends strongly on the power source from which this power is drained. We will distinguish them into three categories:

- +5V input (typically PC internal regulator output)
- +12V input (typically automotive)
- Battery

#### 4.6.1.1. +5V Source Power Supply Design Guidelines

- Because of the small difference between the input and output voltage, a switching converter is not the best choice, therefore a low-dropout regulator is required.
- When using a linear regulator, a proper heat sink must be provided in order to dissipate the power generated.
- A low-ESR, bypass capacitor of adequate capacity must be provided in order to cut the current absorption peaks close to the RE866, a 100µF tantalum capacitor is usually suited.
- Make sure the low ESR capacitor on the power supply output (usually a tantalum one) is rated at least 10V.
- A protection diode should be inserted close to the power input, in order to save the RE866 from power polarity inversion.

#### 4.6.1.2. +12V Source Power Supply Design Guidelines

- In this case, better efficiency of switching regulators can be exploited to generate the required VBat
- Switching frequencies of 500kHz or above are preferable, because of the smaller inductor size and the faster transient response.
- For car Pb battery, the input voltage can rise up to 15.8V and this should be kept in mind when choosing components: all components in the power supply must withstand this voltage. A spike protection diode has to be inserted close to the power input.
- A low-ESR, bypass capacitor of adequate capacity must be provided in order to cut current absorption peaks. 100µF, 10V is usually enough.
- A protection diode should be inserted close to the power input, to avoid damage to the RE866 from polarity inversion. This can be the same diode used for spike protection.

#### 4.6.2. Power Supply PCB layout Guidelines

As seen on the electrical design guidelines, the power supply shall have a low-ESR capacitor on its output, to cut the current peaks, and a protection diode on its input, to protect the VBATT pins from polarity inversion. The placement of these components is crucial to ensure the correct working of the circuitry. A misplaced component can be useless, or even detrimental to the power supply performances.

• The low-ESR, bypass capacitor must be placed close to the RE866 VBATT pads, or close to the inductor if a switching regulator is used.

- The protection diode must be placed close to the input power connector.
- The PCB power traces must be wide enough to ensure negligible voltage drop even at the highest rated current consumption for the RE866.
- Use of a good, common ground plane is recommended.

#### 5. **DIGITAL SECTION**

#### 5.1. Logic Levels

The following table shows the logic level specifications use in RE866:

 $T_{\text{amb}} = 25^{\circ}C$ 

Symbol	ltem	Condition	Min	Мах	Unit
VIL	Low-Level Input Voltage	VSUP = 2.1 to 3.6V	-	VSUP *0.3	V
Vih	High-Level Input Voltage	VSUP = 2.1 to 3.6V	VSUP*0.7	VSUP	V
V <sub>OL</sub>	Low-Level Output Voltage	$I_{OL} = 0.5 mA^{(1)}$ $I_{OL} = 5.0 mA^{(2), (3)}$	-	0.4 0.4	V
V <sub>OH</sub>	High-Level Output Voltage	$I_{OH}$ = -0,5 mA <sup>(1)</sup> $I_{OH}$ = -5,0 mA <sup>(2), (3)</sup>	VSUP -0.4 VSUP-0.4	VSUP VSUP	V
lol	Low –Level Output Current	$V_{OL} \leq 0,4V$	-	-0.5 <sup>(1)</sup> 5.0 <sup>(2),(3)</sup>	mA
I <sub>OH</sub>	High-Level Output Current	VSUP-0,3V ≤ V <sub>OH</sub> ≤ VSUP	-	0.5 <sup>(1)</sup> 5.0mA <sub>(2),(3)</sub>	mA

 $^{(1)}$  drive = std

(2) drive = high
 (3) maximal number of pins (per package) with high drive is 3

## 5.2. RESET signal

Input RESET has a Schmitt-Trigger characteristic and an internal pull-up resistor.

 $T_{\text{amb}} = 25^{\circ}C$ 

Symbol	ltem	Condition	Min	Тур.	Мах	Unit
VIL	Low-Level Input Voltage	VSUP = 2.1 to 3.6V	-	0.25* VSUP	-	V
VIH	High-Level Input Voltage	VSUP = 2.1 to 3.6V	VSUP* 0.7	-	VSUP	V
R <sub>pu</sub>	Pull-up Resistor		11	13	16	kΩ
Ci	Input Capacitance			3		pF

## 5.3. Communication ports

## 5.3.1. UART

The factory default parameters for the UART operation can be found in chapter 0. In the table below are listed the possible UART configurations of RE866.

Property	RE866 Configuration
Baud rate	1200 up to 1000000 bps (1Mbps), no auto-baud rate detection
Data bits	8 bits
Flow control	UART-CTS# / UART-RTS#
Parity	None
Stop bits	1

PAD	Signal	I/O	Function
A1	UART-RTS#	I-PD	Input for Request to send signal (RTS) from DTE
B1	UART-CTS#	O-PP	Output for Clear to send signal (CTS) to DTE
A4	UART-TXD	Ι	Serial data input (TXD) from DTE
A5	UART-RXD	O-PP	Serial data output (RXD) to DTE
A2	IUR_IN#	I-DIS	UICP control signal
A3	IUR_OUT#	O-DIS	UICP control signal

## 5.3.2. UART Example Circuits





## 6. **RF SECTION**

#### 6.1. Antenna requirements

Special care must be taken during the design of the RF section on the application board.



RF performance degradation, and infringements of emission limits, may arise if the following recommendations are not respected.

A 50 $\Omega$  antenna is required. Telit's RE866 interface features an SMA connector for an external antenna, but other choices are possible, such as a chip or a printed one. In case an integrated or printed antenna is used, it is recommended to place it on the edge of the application board.

Since it may be necessary to tune the antenna impedance to  $50\Omega$ , it is recommended to foresee a PI matching network between the RE866 and the antenna, at least during first prototyping: if not required, a series  $0\Omega$ -resistor can be used, leaving the two shunt components unpopulated.

#### 6.1.1. ESD protection

It is highly recommended to use a ESD protection between external antenna and Telit's RE866 antenna interface. RF ESD protection diodes with low capacitance for 800-1000 MHz band and IEC61000-4-x compliance can be used. Furthermore, the protection diode must have low insertion loss. The protection diode should be placed very close to external antenna.

The selection of the ESD Protection should be done considering the deployment environment. As an example, please consider the following table:

ESD-Protector	Typ. C (pF)	Characteristics
Infineon ESD112-B1-02	0.2	IEC61000-4-2: ±20 kV (Air/Contact) IEC61000-4-4: ±40 A (5/50 ns) IEC61000-4-5: ±3 A (8/20 μs)
ST ESDAXLC6-1BU2K	0.2	IEC 61000-4-2: ±8 kV (Contact) IEC 61000-4-2: ±15 kV (Air) Peak pulse current: 1A (8/20 μs)

#### 6.1.2. BT antenna positioning

On the figure below, best position of the BT antenna has been shown.



#### 6.1.3. PCB Design guidelines

The RE866 module provides a  $50\Omega$  antenna pad, which has to be routed to the antenna connector (or the integrated antenna) by means of a transmission line.

It is vital that the impedance of this line is controlled to  $50\Omega$ . The line should be as short as possible, and keep a constant cross section, without abrupt curves. It shall be isolated from any other noise source: in particular, trace shall not be crossed by other lines in adjacent layers. Instead, a continuous ground plane is recommended under the antenna trace, and a ground via curtain should connect it to the coplanar ground planes.

As an example of a possible implementation, the details of the antenna trace on the RE866 interface board are described in this section.

A Grounded Coplanar Waveguide (G-CPW) line has been chosen, since this kind of transmission line ensures good impedance control and can be implemented in an outer PCB layer as needed in this case. A SMA female connector has been used to feed the line.

The interface board is realized on a FR4, 4-layers PCB. Substrate material is characterized by relative permittivity  $\epsilon r = 4.6 \pm 0.4 \oplus 1$  GHz, TanD= 0.019  $\div$  0.026  $\oplus$  1 GHz.

A characteristic impedance of nearly 50  $\Omega$  is achieved using trace width of 1.1 mm, clearance from coplanar ground plane = 0.3 mm each side. The line uses reference ground plane on layer 3, while copper is removed from layer 2 underneath the line. Height of trace above ground plane is 1.335 mm. Calculated characteristic impedance is 51.6  $\Omega$ , estimated line loss is less than 0.1 dB. The line geometry is shown below:



## 7. MECHANICAL DESIGN

## 7.1. Drawing



## 8. APPLICATION PCB DESIGN

## 8.1. Footprint

Recommended footprint for the application:





In order to easily rework the RE866 is suggested to consider on the application a 1.5 mm placement inhibit area around the module.

It is also suggested, as common rule for an SMT component, to avoid having a mechanical parts of the application in direct contact with the module.



Tip or Information – In the customer application, the region under WIRING INHIBIT (see figure above) must be clear from signal or ground paths.

## 8.2. PCB pad design

Non solder mask defined (NSMD) type is recommended for the solder pads on the PCB.





## 8.3. PCB pad dimensions

It is not recommended to place via or micro-via not covered by solder resist in an area of 0.3 mm around the pads unless it carries the same signal of the pad itself (see following figure).



Holes in pad are allowed only for blind holes and not for through holes.

Recommendations for PCB pad surfaces:

Finish	Layer thickness [µm]	Properties
Electro-less Ni / Immersion Au	3 –7 / 0.03 – 0.15	Good solderability protection, high shear force values

The PCB must be able to resist the higher temperatures which are occurring at the leadfree process. This issue should be discussed with the PCB-supplier. Generally, the wettability of tin-lead solder paste on the described surface plating is better compared to lead-free solder paste.

It is not necessary to panel the application PCB, however in that case it is suggested to use milled contours and predrilled board breakouts; scoring or v-cut solutions are not recommended.

#### 8.4. Stencil

Stencil's apertures layout can be the same of the recommended footprint (1:1), we suggest a thickness of stencil foil  $\ge$  120 µm.

## 8.5. Solder paste

	Lead free
Solder paste	Sn/Ag/Cu

We recommend using only "no clean" solder paste in order to avoid the cleaning of the modules after assembly.

## 8.6. Solder Reflow

Recommended solder reflow profile





Profile Feature	Pb-Free Assembly
Average ramp-up rate (TL to TP)	3°C/second max
Preheat	
<ul> <li>Temperature Min (Tsmin)</li> </ul>	150°C
<ul> <li>Temperature Max (Tsmax)</li> </ul>	200°C
- Time (min to max) (ts)	60-180 seconds
Tsmax to TL	
<ul> <li>Ramp-up Rate</li> </ul>	3°C/second max
Time maintained above:	
– Temperature (TL)	217°C
– Time (tL)	60-150 seconds
Peak Temperature (Tp)	245 +0/-5°C
Time within 5°C of actual Peak	10-30 seconds
Temperature (tp)	
Ramp-down Rate	6°C/second max.
Time 25°C to Peak Temperature	8 minutes max.



Tip or Information – All temperatures refer to topside of the package, measured on the package body surface.



Caution or Warning – RE866 module withstands one reflow process only.



## 9. PACKAGING

## 9.1. Tray

The RE866 modules are packaged on trays when small quantities are required (i.e. for test and evaluation purposes). Trays are not designed to be used in SMT processes for pick and place handling.



## 9.1.1. Tray mechanical drawing



Caution or Warning –These trays can withstand at the maximum temperature of 65°C.



## 9.2. Reel

The RE866 modules are packaged on reels of 200 pieces each, see picture below.





## 9.3. Moisture sensitivity

The moisture sensitivity level of the Product is "3" according with standard IPC/JEDEC J-STD-020, take care of all the relative requirements for using this kind of components.

Moreover, the customer has to take care of the following conditions:

- a) The shelf life of the Product inside of the dry bag is 12 months from the bag seal date, when stored in a non-condensing atmospheric environment of < 40°C and < 90% RH.</li>
- b) Environmental condition during the production: <= 30°C / 60% RH according to IPC/JEDEC J-STD-033B.
- c) The maximum time between the opening of the sealed bag and the reflow process must be 168 hours if condition b) "IPC/JEDEC J-STD-033B paragraph 5.2" is respected.
- d) Baking is required if conditions b) or c) are not respected.
- e) Baking is required if the humidity indicator inside the bag indicates 10% RH or more.



## 10. COMPLIANCES

The RE866-EU has been tested to comply with the appropriate EU directives.

CE testing is intended for end products only. Therefore, CE testing is not mandatory for a Bluetooth module sold to OEM's. However, Telit provides CE tested modules for customers in order to ease CE compliance assessment of end products and to minimize test effort.



All certifications and declarations, except RoHS and ReacH, are only valid for the RE866-EU running with Telit FW. If the FLASH is erased and a customer specific FW is loaded all certifications have to be re-evaluated or renewed.

## 10.1. Declaration of Conformity CE

The RE866-EU fully complies with the essential requirements of the following EU directives:

- RED 2014/53/EU
- RoHS 2011/65/EC

The actual version of EU Declaration of Conformity (EU DoC) can be downloaded from

https://www.telit.com/RED

#### 10.2. BTSIG BT Listing

The RE866-EU is a qualified design according to the Bluetooth Qualification Program Specification 4.2.

The Declaration ID is:

#### D036715

The Qualified Design ID is:

111328

For further information about marking requirements of your product attention should be paid the Bluetooth Brand Usage Guide at

https://www.bluetooth.org/en-us/bluetooth-brand/bluetooth-brand

According to the Bluetooth SIG rules (Bluetooth Declaration Process Document – DPD) you must complete a Product Listing and Declaration of Compliance (DoC) referencing the Qualified Design (QDID) for your product. For further information see <u>www.Bluetooth.org</u> or contact Telit.



## 11. SAFETY RECOMMENDATIONS

## 11.1. READ CAREFULLY

Be sure the use of this product is allowed in the country and in the environment required. The use of this product may be dangerous and has to be avoided in the following areas:

- Where it can interfere with other electronic devices in environments such as hospitals, airports, aircrafts, etc.
- Where there is risk of explosion such as gasoline stations, oil refineries, etc. It is the responsibility of the user to enforce the country regulation and the specific environment regulation.

Do not disassemble the product; any mark of tampering will compromise the warranty validity. We recommend following the instructions of the hardware user guides for correct wiring of the product. The product has to be supplied with a stabilized voltage source and the wiring has to be conformed to the security and fire prevention regulations. The product has to be handled with care, avoiding any contact with the pins because electrostatic discharges may damage the product itself. Same cautions have to be taken for the SIM, checking carefully the instruction for its use. Do not insert or remove the SIM when the product is in power saving mode.

The system integrator is responsible for the functioning of the final product; therefore, care has to be taken to the external components of the module, as well as any project or installation issue, because the risk of disturbing the GSM network or external devices or having impact on the security. Should there be any doubt, please refer to the technical documentation and the regulations in force. Every module has to be equipped with a proper antenna with specific characteristics. The antenna has to be installed with care in order to avoid any interference with other electronic devices and has to guarantee a minimum distance from the body (20 cm). In case this requirement cannot be satisfied, the system integrator has to assess the final product against the SAR regulation.

The European Community provides some Directives for the electronic equipment introduced on the market. All of the relevant information is available on the European Community website.

## 12. ACRONYMS

TTSC	Telit Technical Support Centre
USB	Universal Serial Bus
HS	High Speed
DTE	Data Terminal Equipment
UMTS	Universal Mobile Telecommunication System
WCDMA	Wideband Code Division Multiple Access
HSDPA	High Speed Downlink Packet Access
HSUPA	High Speed Uplink Packet Access
UART	Universal Asynchronous Receiver Transmitter
HSIC	High Speed Inter Chip
SIM	Subscriber Identification Module
SPI	Serial Peripheral Interface
ADC	Analog – Digital Converter
DAC	Digital – Analog Converter
I/O	Input Output
GPIO	General Purpose Input Output
CMOS	Complementary Metal – Oxide Semiconductor
MOSI	Master Output – Slave Input
MISO	Master Input – Slave Output
CLK	Clock
MRDY	Master Ready

#### RE866-EU Hardware User Guide





## 13. DOCUMENT HISTORY

Revision	Date	Changes
4	2017-10-26	First release
5	2018-01-19	Revised chapter 3 PINS ALLOCATION Revised chapter 3.5 Test Mode Revised chapter 0 power consumption values for LoRa Revised chapter 5.1 logic levels Revised chapter 5.2 RESET signal Added chapter 6.1.1 ESD protection Revised chapter 9.1 tray drawing
6	2018-04-20	Revised chapter 4.4 RF Performance Revised chapter 10 COMPLIANCES Revised chapter 8.1 Footprint Revised chapter 3.5 Test Mode
7	2018-08-23	Revised chapter 4.4.2 LoRa <sup>®</sup> RF Performance Revised chapter 4.3 Power Consumption Revised chapter 10 COMPLIANCES

# SUPPORT INQUIRIES

Link to **www.telit.com** and contact our technical support team for any questions related to technical issues.

## www.telit.com

Telit Communications S.p.A. Via Stazione di Prosecco, 5/B I-34010 Sgonico (Trieste), Italy

Telit IoT Platforms LLC 5300 Broken Sound Blvd, Suite 150 Boca Raton, FL 33487, USA Telit Wireless Solutions Inc. 3131 RDU Center Drive, Suite 135 Morrisville, NC 27560, USA

Telit Wireless Solutions Co., Ltd. 8th Fl., Shinyoung Securities Bld. 6, Gukjegeumyung-ro8-gil, Yeongdeungpo-gu Seoul, 150-884, Korea



Telit Wireless Solutions Ltd. 10 Habarzel St. Tel Aviv 69710, Israel

Telit Wireless Solutions Technologia e Servicos Ltda Avenida Paulista, 1776, Room 10.C 01310-921 São Paulo, Brazil

Telit reserves all rights to this document and the information contained herein. Products, names, logos and designs described herein may in whole or in part be subject to intellectual property rights. The information contained herein is provided "as is". No warranty of any kind, either express or implied, is made in relation to the accuracy, reliability, fitness for a particular purpose or content of this document. This document may be revised by Telit at any time. For most recent documents, please visit www.telit.com Copyright © 2016, Telit